Dynamic memory device, a memory module, and a method of refreshi

Details Dynamic memory device, a memory module, and a method of refreshi Dynamic memory device, a memory module, and a method of refreshi

1996-02-29

1997-05-13

Nelms, David C.

Static information storage and retrieval

Read/write circuit

Data refresh

36523003, 365236, 365233, 365195, G11C 700

Patent

active

056298986

ABSTRACT:
A period pulse corresponding to the shortest information retention time of those of dynamic memory cells is counted to form a refresh address to be assigned to a plurality of word lines. A carry signal outputted from the refresh address counter is divided by a divider. For each of said plurality of word lines assigned with the refresh address, one of a short period corresponding to an output pulse of a timer or a long period corresponding to the divided pulse from the divider is stored in a storage circuit as refresh time setting information. A memory cell refresh operation to be performed by the refresh address is made valid or invalid for each word line according to the refresh time setting information stored in the storage circuit and the refresh time setting information itself is made invalid by the output pulse of the divider.

Affiliated with

Also associated with

Rating

Dynamic memory device, a memory module, and a method of refreshi does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dynamic memory device, a memory module, and a method of refreshi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic memory device, a memory module, and a method of refreshi will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1390860