Stacked MOS transistor flip-flop memory cell

Details Stacked MOS transistor flip-flop memory cell Stacked MOS transistor flip-flop memory cell

1987-07-24

1990-01-16

Hecker, Stuart N.

Static information storage and retrieval

Systems using particular element

Flip-flop

365182, 36518901, G11C 700, G11C 1140

Patent

active

048948012

ABSTRACT:
A semiconductor memory including two cross-coupled driver MOS transistors respectively having source and drain regions within a semiconductor substrate and each of the drain regions being in ohmic contact with the gate electrode of the other driver MOS transistor. The gate electrodes of the driver MOS transistors are formed in a first-level polycrystalline silicon (polysilicon) layer and the two transfer MOS transistors respectively have their source and drain regions formed in portions of a second-level polysilicon layer. The driver regions are formed so as to be independently brought into ohmic contact with the respective drain regions of the driver MOS transistors, and each of the transfer MOS transistors have a gate electrode effected in a third-level polysilicon layer which also defines a word line. Two load resistors are respectively formed in those regions of the second-level polysilicon layer which extend from the drain regions of the transfer MOS transistors to a power supply potential line, and wherein the corresponding regions of the load resistors are connected to the power supply potential line in the second-level polysilicon layer. Two metallic data lines are respectively brought into ohmic contact with the source regions of the two transfer MOS transistors and wherein the ground wirings of the memory cell are respectively defined by extending portions of the source regions of the two driver MOS transistors.

REFERENCES:
patent: 4198695 (1980-04-01), McElroy
patent: 4213139 (1980-07-01), Rao
patent: 4223333 (1980-09-01), Masuoka
patent: 4322824 (1982-03-01), Allan
patent: 4402063 (1983-08-01), Wittwer
patent: 4471374 (1984-09-01), Hardee
patent: 4481524 (1984-11-01), Tsujide
patent: 4541006 (1985-09-01), Ariizumi et al.
patent: 4550390 (1985-10-01), Akashi
patent: 4675715 (1987-06-01), Lepselter

Affiliated with

Also associated with

Rating

Stacked MOS transistor flip-flop memory cell does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Stacked MOS transistor flip-flop memory cell, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Stacked MOS transistor flip-flop memory cell will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1339699