Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Patent
1999-06-25
2000-07-25
Meier, Stephen D.
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
257371, H01L 2900
Patent
active
060939494
ABSTRACT:
An MOS transistor with high voltage sustaining capability and low closing resistance comprises a substrate (10) provided with a doping of a first conductive type, and a well area (20) formed in the substrate (10) and provided with a doping of a second conductive type opposite to the first conductive type. Further, the MOS transistor comprises source and drain areas (26,28) of the first conductive type formed in the well area (20). The MOS transistor is provided with a gate (32) comprising a gate oxide layer (36) and arranged between the source region (26) and the drain area (28), the gate (32) having drain-side end region (42) arranged at a distance (40) from the drain area (28). The MOS transistor comprises a drain extension region (24) provided with a doping of the first conductive type and having the drain area (28) arranged therein, with the drain extension region (24) reaching below the drain-side end region (42) of the gate (32). The drain extension region (24) is formed by ion implantation and comprises a first partial area (44) starting below the drain-side end region (42) of the gate (32) and extending in the direction of the drain area (28), and a second partial area (38) joining the first partial area (44) in the direction of the drain area (28) arranged therein or having the drain area (28) bordering thereon, with the concentration of the electrically active doping of the first conductive type being larger in the second partial area (38) than in the first partial area (44) of the drain extension region. The well area (20) is formed by ion implantation of two partial areas (16,18) spaced from each other by a distance region (14) aligned with the second partial area (38), and by subsequent thermally induced diffusion, wherein these two partial areas (16,18) after diffusion are connected to each other within a connection region (22) corresponding to the second partial area (38) of the drain extension region (24), and the concentration of the doping of the second conductive type is lower in this connection region (22) than in the rest of the well area (20).
REFERENCES:
patent: 5043788 (1991-08-01), Omoto et al.
patent: 5814861 (1998-09-01), Schunke et al.
patent: 5869879 (1999-02-01), Fulford, Jr. et al.
patent: 5905292 (1999-05-01), Sugiura et al.
Elmos Semiconductor AG
Meier Stephen D.
LandOfFree
MOS transistor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with MOS transistor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and MOS transistor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1338351