Electronic digital logic circuitry – Multifunctional or programmable – Array
Patent
1997-10-08
1999-11-16
Mis, David
Electronic digital logic circuitry
Multifunctional or programmable
Array
326 36, 326 45, H03K 19177
Patent
active
059864664
ABSTRACT:
A programmable gate array is disclosed for implementing asynchronous logic. In one embodiment, the array includes a set of cells, at least one of which includes a threshold gate having a plurality of inputs, an output, and a threshold value. Signals may assume an ASSERTED state having a logic meaning and a NULL state that has no logic meaning. The gate output switches to NULL when all inputs are NULL, and switches to the ASSERTED state when the number of ASSERTED inputs exceeds the threshold value. In the preferred embodiment, the gate exhibits hysteresis such that the output remains ASSERTED while the number of ASSERTED inputs remains greater than zero, and less than the threshold value. In an alternate embodiment, an array of simplified threshold elements is used to form more complex threshold gates.
REFERENCES:
patent: 4845633 (1989-07-01), Furtek
patent: 5656948 (1997-08-01), Sobelman et al.
David E. Muller, "Asynchronous Logics and Application to Information Processing", Stanford University Press, Switching Theory In Space Technology, pp. 289-297, 1963.
Narinder Pal Singh, "A Design Methodology For Self-Timed Systems", Massachusetts Institute of Technology, MIT/LCS/TR-258, Feb. 1981; pp. 1-99.
T.S. Anatharaman, "A Delay Insensitive Regular Expression Recognizer", Dept. of Computer Science, Carnegie-Mellon University, CMU-CS-89-109, Jan. 1989, pp. 1-10.
Jens Sparso, et al., "Design of Delay Insensitve Circuits using Multi-Ring Structures", European Design Automation Conference, IEEE 0-8186-2780, pp. 15-20, Aug. 1992.
Lawrence G. Heller, et al., "Cascode Voltage Switch Logic: A Different CMOS Logic Family", ISSCC 84 Digest of Technical Papers, IEEE, pp. 16-17, Feb. 1984.
Wojcik et al., "On the Design of Three Valued Asynchronous Modules", IEEE Transactior on Computers, Oct. 1980, vol. C-29, No. 10, pp. 889-898.
Shibata et al., "A Functional MOS Transistor Featuring Gate-Level Weighted Sum" No. 6, pp. 1444-1445.
Mark Edward Dean, "Strip: A Self-Time Risc Processor", Jul. 1992 Stanford University Technical Report No. CSL-TR-92-543, pp. 108-114, AE.
M.R. Greenstreet, T.E. Williams, and J. Staunstrup, "Self-Timed Iteration", Elsevier Science Publishers B.V. (North-Holland), IFIP, 1988, pp. 309-322.
Teresa H.-Y. Meng, robert W. Brodersen, and David G. Messerschmitt, "Automatic Synthesis of Asynchronous Circuits from High-Level Specifications", IEEE Transactions on Computer-Aided Design, vol. 8, No. 11, Nov. 1989, pp. 1185-1205.
Ted Williams, "Latency and Throughput Tradeoffs in Self-timed Speed-Independent Pipelines and Rings", Stanford University Technical Report No. CSL-TR-91-482, May 1991; pp. 1-26.
Jens Sparso and Jorgen Staunstrup, "Delay-insensitive multi-ring structures", Integration, the VLSI Journal 15, 1993, Elsevier Science Publishers B.V., pp. 313-340.
Tzyh-Yung Wuu and Sarma B.K. Vrudhula, "A Design of a Fast and Area Efficient Multi-Input Muller C-element", IEEE Transactions on VLSI Systems, vol. 1, No. 2, Jun. 1993, pp. 215-219.
Marc Renaudin and Bachar El Hassan, "The Design of Fast Asynchronous Adder Structures and Their Implementation Using D.C.V.S. Logic", Int'l. Symposium on Circuits & Systems, vol. 4, 1994, pp. 291-294.
Richard G. Burford, Xingcha Fan and Neil W. Bergmann, "An 180 Mhz 16 bit Multiplier Using Asynchronous Logic Design Techniques", IEEE 1994 Custom Integrated Circuits Conference, pp. 215-218.
Ted Williams, "Self-Timed Rings and Their Application to Division", Stanford University Technical Report No. CSL-TR-91-482, May 1991 pp. 1-139.
Stephen H. Unger, "Asynchronous Sequential Switching Circuits", 1969, pp. 221-229 Wiley-Interscience.
Carver Mead & Lynn Conway, "Introduction to VLSI Systems", 1980, pp. 242-262 Addison-Wesley.
Ivan E. Sutherland, "Micropipelines", Communications of the ACM, Jun. 1989, vol. 32, No. 6.
Hampel et al., "Threshold Logic", IEEE Spectrum, May. 1971, pp. 32-39.
Brzozowski et al., Asynchronous Circuits--Monographs in Computer Science, "Index" Springer-Verlag New York, Inc., 1995, New York, NY.
Parker David
Sobelman Gerald Edward
Mis David
Theseus Logic Inc.
LandOfFree
Programmable gate array does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Programmable gate array, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable gate array will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1329014