Programmable logic device with logic block outputs coupled to ad

Details Programmable logic device with logic block outputs coupled to ad Programmable logic device with logic block outputs coupled to ad

1994-03-04

1996-01-09

Westin, Edward P.

Electronic digital logic circuitry

Multifunctional or programmable

Array

326 39, H03K 19177

Patent

active

054831784

ABSTRACT:
A programmable logic device is provided that contains a plurality of logic array blocks arranged in rows and columns. The logic array blocks are interconnected with horizontal conductors in each row and vertical conductors in each column. The logic array blocks and the interconnections between conductors are configured using programmable logic. Some of the programmable logic is used to selectively connect logic array block input terminals to the horizontal conductors. Additional logic in each column is used to selectively connect the horizontal conductors to either logic array block output terminals from the same column or logic array block output terminals from an adjacent column. The additional logic prevents certain interconnection pathways from being blocked and increases the overall flexibility of the interconnection scheme of the programmable logic device, thereby improving device performance.

REFERENCES:
patent: 3473160 (1969-10-01), Wahlstrom
patent: 4124899 (1978-11-01), Birkner et al.
patent: 4398267 (1983-08-01), Furuyama
patent: 4609986 (1986-09-01), Hartmann et al.
patent: 4617479 (1986-10-01), Hartmann et al.
patent: 4642487 (1987-02-01), Carter
patent: 4644191 (1987-02-01), Fisher et al.
patent: 4677318 (1987-06-01), Vennstra
patent: 4689654 (1987-08-01), Brockmann
patent: 4706216 (1987-11-01), Carter
patent: 4713792 (1987-12-01), Hartmann et al.
patent: 4745579 (1988-05-01), Mead et al.
patent: 4758745 (1988-07-01), Elgamal et al.
patent: 4758985 (1988-07-01), Carter
patent: 4774421 (1988-09-01), Hartmann et al.
patent: 4786904 (1988-11-01), Graham, III et al.
patent: 4818988 (1989-04-01), Cooperman et al.
patent: 4847612 (1989-07-01), Kaplinsky
patent: 4855619 (1989-08-01), Hsieh et al.
patent: 4870302 (1989-09-01), Freeman
patent: 4871930 (1989-10-01), Wong et al.
patent: 4873459 (1989-10-01), El Gamal et al.
patent: 4879481 (1989-11-01), Pathak et al.
patent: 4899067 (1990-02-01), So et al.
patent: 4912342 (1990-03-01), Wong et al.
patent: 4912345 (1990-03-01), Steele et al.
patent: 4937475 (1990-06-01), Rhodes et al.
patent: 4963768 (1990-10-01), Agrawal et al.
patent: 4963770 (1990-10-01), Keida
patent: 5015884 (1991-05-01), Agrawal et al.
patent: 5027011 (1991-06-01), Steele
patent: 5121006 (1992-06-01), Pedersen
patent: 5122685 (1992-06-01), Chan et al.
patent: 5144166 (1992-09-01), Camarota et al.
patent: 5204556 (1993-04-01), Shankar
patent: 5208491 (1993-05-01), Ebeling et al.
patent: 5220214 (1993-06-01), Pedersen
patent: 5243238 (1993-09-01), Kean
patent: 5260610 (1993-11-01), Pedersen et al.
patent: 5260611 (1993-11-01), Cliff et al.
patent: 5268598 (1993-12-01), Pedersen et al.
patent: 5350954 (1994-09-01), Patel
patent: 5371422 (1994-12-01), Patel et al.
R. C. Minnick, "A Survey of Microcellular Research", Journal of the Association for Computing Machinery, vol. 14, No. 2, pp. 203-241, Apr. 1967.
S. E. Wahlstrom, "Programmable Logic Arrays--Cheaper by the Millions", Electronics, Dec. 11, 1967, pp. 90-95.
Stephen S. Yau, "Universal Logic Modules and Their Applications", IEEE Transactions on Computers, vol. C-19, No. 2, Feb. 1970, pp. 141-149.
Richard G. Shoup, Programmable Cellular Logic Arrays (1970) (Ph.D. dissertation, Carnegie-Mellon University (Pittsburgh)).
Carr et al., MOS/LSI Design and Application, Texas Instruments Electronics Series, McGraw-Hill and Co., 1972, pp. 229-258.
F. Heutink, "Implications of Busing for Cellular Arrays", Computer Design, pp. 95-100, Nov., 1974.
H. Fleisher et al., "An Introduction to Array Logic", IBM Journal of Research and Development, Mar. 1975, pp. 98-109.
K. Horninger, "A High-Speed ESFI SOS Programmable Logic Array with an MNOS Version", IEEE Journal of Solid State Circuits, vol. SC-10, No. 5, Oct. 1975, pp. 331-336.
B. Kitson et al., "Programmable Logic Chip Rivals Gate Arrays in Flexibility", Electronic Design, Dec. 8, 1983, pp. 95-101.
Advanced Micro Devices, "The World's Most Versatile Logi Tool; AmPAL22V10", May 1984.
Monolithic Memories, "Programmable Array Logic; PAL20RA10", Jun. 1984.
The Programmable Gate Array Data Book, Xilinx, Inc., San Jose, California, 1988.
A. Haines, "Field-Programmable Gate Array with Non-Volatile Configuration", Microprocessors and Microsystems, vol. 13, No. 5, Jun. 1989, pp. 305-312.
K. A. El-Ayat et al., "A CMOS Electrically Configurable Gate Array", IEEE Journal of Solid State Circuits, vol. 24, No. 3, Jun. 1989, pp. 752-762.
F. Furtek et al., "Labyrinth: A Homogeneous Computational Medium", Proc. IEEE 1990 Custom Integrated Circuits Conference, pp. 31.1.1-31.1.4.
H-C. Hsieh et al., "Third-Generation Architecture Boosts Speed and Density of Field-Programmable Gate Arrays", Proc. IEEE 1990 Custom Integrated Circuits Conference, pp. 31.2.1-31.2.7.
M. Ahrens et al., "An FPGA Family Optimized for High Densities and Reduced Routing Delay", Proc. IEEE 1990 Custom Integrated Circuits Conference, pp. 31.5.1-31.5.4.
The Programmable Gate Array Data Book, Xilinx, Inc., San Jose, California, 1991, pp. 1-3 through 1-5, pp. 2-1 through 2-13, and 2-61 through 2-69.

Affiliated with

Also associated with

Rating

Programmable logic device with logic block outputs coupled to ad does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programmable logic device with logic block outputs coupled to ad, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable logic device with logic block outputs coupled to ad will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1304898