Electrical computers and digital processing systems: processing – Processing control – Branching
Patent
1998-02-20
2000-11-21
An, Meng-Ai T.
Electrical computers and digital processing systems: processing
Processing control
Branching
712202, G06F 942
Patent
active
061516716
ABSTRACT:
An instruction pipeline in a microprocessor is provided. The instruction pipeline includes a plurality of pipeline units, each of the plurality of pipeline units processing a plurality of instructions. At least two of the plurality of pipeline units are a source of at least some of the instructions for the pipeline. The pipeline further includes at least two speculative return address stacks, each of the speculative return address stacks coupled is coupled to at least one of the instruction source units. Each of the speculative return return address stacks are capable of storing at least two speculative return addresses.
REFERENCES:
patent: 3938103 (1976-02-01), Welin
patent: 5319757 (1994-06-01), Moore et al.
patent: 5381533 (1995-01-01), Peleg et al.
patent: 5526498 (1996-06-01), Matsuo et al.
patent: 5574871 (1996-11-01), Hoyt et al.
patent: 5577217 (1996-11-01), Hoyt et al.
patent: 5584001 (1996-12-01), Hoyt et al.
patent: 5604877 (1997-02-01), Hoyt et al.
patent: 5765007 (1998-06-01), Rahman et al.
patent: 5768576 (1998-06-01), Hoyt et al.
patent: 5850543 (1998-12-01), Shiell et al.
Chaput Robert B.
D'Sa Reynold V.
Hebda Rebecca E.
Kalafatis Stavros
Kyker Alan B.
An Meng-Ai T.
Intel Corporation
Patel Gautam R.
LandOfFree
System and method of maintaining and utilizing multiple return s does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method of maintaining and utilizing multiple return s, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method of maintaining and utilizing multiple return s will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1267152