Scalable width vector processor architecture for efficient emula

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

39550044, G06F 9455

Patent

active

059915315

ABSTRACT:
A N-byte vector processor is provided which can emulate 2N-byte processor operations by executing two N-byte operations sequentially. By using N-byte architecture to process 2N-byte wide data, chip size and costs are reduced. One embodiment allows 64-byte operations to be implemented with a 32-byte vector processor by executing a 32-byte instruction on the first 32-bytes of data and then executing a 32-byte instruction on the second 32-bytes of data. Registers and instructions for 64-byte operation are emulated using two 32-byte registers and instructions, respectively, with some instructions requiring modification to accommodate 64-byte operations between adjacent elements, operations requiring specific element locations, operations shifting elements in and out of registers, and operations specifying addresses exceeding 32 bytes.

REFERENCES:
patent: 4760545 (1988-07-01), Inagami et al.
patent: 5001626 (1991-03-01), Kashiyama et al.
patent: 5404489 (1995-04-01), Woods et al.
patent: 5553010 (1996-09-01), Tanihira et al.
patent: 5701508 (1997-12-01), Glew et al.
patent: 5761348 (1998-06-01), Honma
Ngai et al., High performance parallel vector processor- decreases time required to process pair of vectors stored in two registers, Derwint, p. 1-4, Sep. 9, 1983.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Scalable width vector processor architecture for efficient emula does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Scalable width vector processor architecture for efficient emula, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Scalable width vector processor architecture for efficient emula will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1232333

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.