Memory redundancy for high density memory

Details Memory redundancy for high density memory Memory redundancy for high density memory

1997-10-27

1999-03-30

Nelms, David

Static information storage and retrieval

Read/write circuit

Bad bit

36518509, G11C 700

Patent

active

058897119

ABSTRACT:
A redundancy architecture suitable for high density mask ROM integrated circuit memory is based on a two transistor redundancy cell that has a very small layout. Both row and column failure modes can be repaired. The redundancy architecture can be manufactured using typical single metal, single polysilicon mask ROM processes. Redundancy cells are based upon a diffusion word line, a redundant word line adapted to replace a word line in the array and spaced away from the diffusion word line. First and second diffusion regions between the diffusion word line and the redundant word line, and a channel region between the first diffusion region and a second diffusion region form part of the redundant cell. A third diffusion region adjacent the redundant word line opposite the second diffusion region is arranged so that the second diffusion region acts as a source terminal, the third diffusion region acts as a drain terminal, and the redundant word line acts as a gate of a transistor. A floating gate member is arranged to overlie a segment of the diffusion word line, and to extend between the diffusion word line and a redundant word line around the first diffusion region and over the channel region between the first diffusion region and the second diffusion region. A first contact is made between the first diffusion region and a first bit line and a second contact is made between a third diffusion region and a second bit line.

REFERENCES:
patent: 3753244 (1973-08-01), Sumilas et al.
patent: 4047163 (1977-09-01), Choate et al.
patent: 4250570 (1981-02-01), Tsang et al.
patent: 4464736 (1984-08-01), Smith
patent: 4649520 (1987-03-01), Eitan
patent: 4725980 (1988-02-01), Wakimoto et al.
patent: 4807003 (1989-02-01), Mohammadi et al.
patent: 4970565 (1990-11-01), Wu et al.
patent: 4970686 (1990-11-01), Naruke et al.
patent: 5089433 (1992-02-01), Anand et al.
patent: 5117389 (1992-05-01), Yiu
patent: 5208780 (1993-05-01), Iwase et al.
patent: 5257230 (1993-10-01), Nobori et al.
patent: 5291046 (1994-03-01), Kumakura
patent: 5383162 (1995-01-01), Shirai et al.
patent: 5386386 (1995-01-01), Ogihara
patent: 5440159 (1995-08-01), Larsen et al.
patent: 5457335 (1995-10-01), Kuroda et al.
patent: 5504706 (1996-04-01), D'Arrigo et al.
patent: 5526307 (1996-06-01), Yiu et al.
Cacharelis, P.J. et al., "A Modular 1.mu.m CMOS Single Polysilicon EPROM PLD Technology", IEEE, Aug. 1988, pp. 60-63.
Ohsaki, K. et al., "A Planar Type EEPROM Cell Structure by Standard CMOS Process and Applications", IBM Japan, Oct. 1994, p. 55.

Affiliated with

Also associated with

Rating

Memory redundancy for high density memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory redundancy for high density memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory redundancy for high density memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1220725