Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent
1995-12-06
1998-07-07
Chan, Eddie P.
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
711122, 711126, G06F 1318
Patent
active
057784388
ABSTRACT:
A method of maintaining cache coherency. The method comprises the steps of allocating an entry in a snoop queue to a snoopable request and blocking the snoopable request to delay performing a snoop operation in response to the snoopable request until a blocking condition is satisfied. The method also comprises the steps of performing the snoop operations in response to the snoopable request after the blocking condition is satisfied and deallocating the entry from the snoop queue.
REFERENCES:
patent: 5355467 (1994-10-01), MacWilliams et al.
patent: 5404489 (1995-04-01), Woods et al.
patent: 5572701 (1996-11-01), Ishida et al.
patent: 5572703 (1996-11-01), MacWilliams et al.
patent: 5611058 (1997-03-01), Moore et al.
patent: 5617556 (1997-04-01), Baumgartner et al.
patent: 5623628 (1997-04-01), Brayton et al.
patent: 5652859 (1997-07-01), Mulla et al.
patent: 5682516 (1997-10-01), Sarangdhar et al.
Linley Gwennap, Vitesse unveils Pentium cache controller; GaAs chip offers top performance at modest price premium, Microprocessor Report, v7, n7, p. 12(2), May 31, 1993.
Bob Ryan, RISC Drives Power PC: The elements that make up the Power PC 601 have a single-minded purpose to keep the execution pipelines busy, BYTE, p. 79, vol. 18, No. 10, Sep. 1993.
Chan Eddie P.
Intel Corporation
Kim Hong C.
LandOfFree
Method and apparatus for maintaining cache coherency in a comput does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for maintaining cache coherency in a comput, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for maintaining cache coherency in a comput will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1218671