Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent
1990-06-29
1998-07-07
Coleman, Eric
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
711113, G06F 1208
Patent
active
057784230
ABSTRACT:
A high-performance CPU of the RISC (reduced instruction set) type employs a standardized, fixed instruction size, and permits only simplified memory access data width and addressing modes. The instruction set is limited to register-to-register operations and register load/store operations. Byte manipulation instructions, included to permit use of previously-established data structures, include the facility for doing in-register byte extract, insert and masking, along with non-aligned load and store instructions. The provision of load/locked and store/conditional instructions permits the implementation of atomic byte writes. By providing a conditional move instruction, many short branches can be eliminated altogether. A conditional move instruction tests a register and moves a second register to a third if the condition is met; this function can be substituted for short branches and thus maintain the sequentiality of the instruction stream. Performance can be speeded up by predicting the target of a branch and prefetching the new instruction based upon this prediction; a branch prediction rule is followed that requires all forward branches to be predicted not-taken and all backward branches (as is common for loops) to be predicted as taken. Another performance improvement makes use of unused bits in the standard-sized instruction to provide a hint of the expected target address for jump and jump to subroutine instructions or the like. The target can thus be prefetched before the actual address has been calculated and placed in a register. In addition, the unused displacement part of the jump instruction can contain a field to define the actual type of jump, i.e., jump, jump to subroutine, return from subroutine, and thus place a predicted target address in a stack to allow prefetching before the instruction has been executed. The processor can employ a variable memory page size, so that the entries in a translation buffer for implementing virtual addressing can be optimally used. A granularity hint is added to the page table entry to define the page size for this entry. An additional feature is the addition of a prefetch instruction which serves to move a block of data to a faster-access cache in the memory hierarchy before the data block is to be used.
REFERENCES:
patent: 4161024 (1979-07-01), Joyce
patent: 4716545 (1987-12-01), Whipple
patent: 4814975 (1989-03-01), Hirosawa
patent: 4884197 (1989-11-01), Sachs
MC68030 Enhanced 32BIT Microprocessor Users Manual 2nd Ed. 1989, pp. 3-120-3-122, pp. 6-1-6-17,341-3-115.
Compiler Driven Cache Policy, by Chi, Chi-Hung and Dietz, H.G., Purdue Univ School of EE, Jun. 1987.
Scheurich, "Concurrent Miss Resolution in Multiprocessor Caches", Proc. 1988 Int'l Conf. on Parallel processing, Aug. 1988, pp. 118-125.
Clark, "The Memory System of a High-Performance Personal Computer," IEEE Trans. on Computers, Oct. 1981, pp. 715-733.
Klaiber et al, "An Architecture for Software-Controlled Data Prefetching," 18th Ann, Int'l Symp. on Computer Arch., May 1991, pp. 43-53.
Callahan et al, "Sofeware Prefetching", SIG Plan Notices, Apr. 1991, pp. 40-52.
Intel Product Specification, "i860.TM. 64-Bit Microprocessor", Oct. 1989, pp. 5-1 to 5-72.
Kane, "MIPS R2000 RISC Architecture", Prentice Hall, 1987, pp. 1-1 to 4-11 and pp. A-1 to A-9.
Sites Richard Lee
Witek Richard T.
Coleman Eric
Digital Equipment Corporation
Drozenski Diane C.
Fisher Arthur W.
Hudgens Ronald C.
LandOfFree
Prefetch instruction for improving performance in reduced instru does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Prefetch instruction for improving performance in reduced instru, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Prefetch instruction for improving performance in reduced instru will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1218495