Shared bitline heterogeneous memory

Details Shared bitline heterogeneous memory Shared bitline heterogeneous memory

1995-08-17

1999-02-02

Dinh, Son T.

Static information storage and retrieval

Powering

Data preservation

365154, 36523003, G11C 700

Patent

active

058674438

ABSTRACT:
A five-transistor static Random Access Memory (SRAM) cell accessed by a single bitline merged with heterogeneous memories, such as ROMs, EPROMs, EEPROMs, and DRAMs. Combined ROM and RAM cells have been included within a high performance signal processor. Advantages include area and power dissipation savings resulting from shared column bitlines, associated column decoders, and column sense amplifiers. This eliminates circuit duplication.

REFERENCES:
patent: 5353251 (1994-10-01), Uratani et al.
patent: 5379246 (1995-01-01), Nogami
patent: 5438538 (1995-08-01), Hashimoto

Affiliated with

Also associated with

Rating

Shared bitline heterogeneous memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Shared bitline heterogeneous memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Shared bitline heterogeneous memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1123779