Static information storage and retrieval – Systems using particular element – Superconductive
Patent
1993-10-14
1995-02-07
Hille, Rolf
Static information storage and retrieval
Systems using particular element
Superconductive
365161, 365177, 365182, 369145, 505170, 505193, 505834, 505837, 505841, G11C 1144, G11C 1134, G11C 1100, G11C 1908
Patent
active
053880684
ABSTRACT:
Superconducting-semiconducting hybrid memories are disclosed. These superconducting-semiconducting hybrid memories utilize semiconductor circuits to store information, and either superconducting or semiconducting or combinations of superconducting and semiconducting circuits, with at least some superconducting circuitry used, to write and read information. The state of memory cells in the hybrid memories is determined by utilizing superconductor current sensing schemes to detect currents in the bit-line, thereby avoiding any bit-line charging delays and other problems associated with purely semiconductor memories. Additional features of the superconducting-semiconducting hybrid memories include wide margins, dense packing of memory cells, low power dissipation and fast access times. Interface curcuitry for converting superconducting signals to signals compatible with semiconductor circuits and for converting semiconductor signals to signals compatible with superconducting circuits is also disclosed.
REFERENCES:
patent: 3387286 (1968-06-01), Dennard
patent: 3744038 (1973-07-01), Kneupel et al.
patent: 3914702 (1975-10-01), Gehweiler
patent: 3953749 (1976-04-01), Baechtold et al.
patent: 4130893 (1978-12-01), Henkels
patent: 4360898 (1982-11-01), Faris
patent: 4398267 (1983-08-01), Furuyama
patent: 4414480 (1983-11-01), Zaslo
patent: 4430582 (1984-02-01), Bose et al.
patent: 4437227 (1984-03-01), Flannery et al.
patent: 4458495 (1984-07-01), Gheewala
patent: 4499119 (1985-02-01), Smith
patent: 4509146 (1985-04-01), Wang et al.
patent: 4518868 (1985-05-01), Harada et al.
patent: 4609836 (1986-09-01), Koike
patent: 4633439 (1986-12-01), Harada et al.
patent: 4638185 (1987-01-01), Kobayashi et al.
patent: 4638187 (1987-01-01), Boler et al.
patent: 4663620 (1987-05-01), Paul et al.
patent: 4706240 (1987-11-01), Payne, III
patent: 4710649 (1987-12-01), Lewis
patent: 4719369 (1988-01-01), Asano et al.
patent: 4727266 (1988-02-01), Fujii et al.
patent: 4760292 (1988-07-01), Bach
patent: 4779230 (1988-10-01), McLaughlin et al.
patent: 4780750 (1988-10-01), Nolan et al.
patent: 4785426 (1988-11-01), Harada
patent: 4791321 (1988-12-01), Tanaka et al.
patent: 4807183 (1989-02-01), Kung et al.
patent: 4817082 (1989-03-01), Oric
patent: 4837536 (1989-06-01), Honjo
patent: 4845539 (1989-07-01), Inoue
patent: 4845722 (1989-07-01), Kent et al.
patent: 4849751 (1989-07-01), Barber et al.
patent: 4852083 (1989-07-01), Niehaus et al.
patent: 4859897 (1989-08-01), Przybysz
patent: 4888629 (1989-12-01), Harada et al.
patent: 4891682 (1990-01-01), Yusa et al.
patent: 4920512 (1990-04-01), Miyamoto
patent: 4974205 (1990-11-01), Kotani
patent: 4980580 (1990-12-01), Ghoshal
patent: 4994434 (1991-02-01), Hung et al.
patent: 5024993 (1991-06-01), Kroger et al.
patent: 5030617 (1991-07-01), Legge
patent: 5051627 (1991-09-01), Schneier et al.
patent: 5057491 (1991-10-01), Housley
patent: 5071832 (1991-12-01), Iwamatsu
patent: 5107461 (1992-04-01), Riva
patent: 5166562 (1992-11-01), Allen et al.
patent: 5253199 (1993-10-01), Gibson
Faris, "Superconducting Sequential Sampler," IBM T.D.B., vol. 26, No. 4, Sep. 1983, pp. 2186-2187.
Ghoshal, et al., "Skin Effects in Narrow Copper Microstrip at 77 K," IEEE Trans. Microwave Theory Tech., vol. MTT-36, No. 12, Dec. 1988, pp. 1788-1795.
C. Hilbert, D. Gibson and D. Herrell, "A Comparison of lossy and superconducting interconnect for computers," submitted for publication in the IEEE Trans. Electron Devices.
Knight, et al., "A Self-Terminating Low-Voltage Swing CMOS Output Driver," IEEE Journal of Solid-State Circuits, vol. 23, No. 2, Apr. 1987, pp. 457-464.
Kwon, et al., "Superconductors as Very High-Speed System-Level Interconnects," IEEE Electron Letters, vol. EDL-8, No. 12, Dec. 1987, pp. 582-585.
Raver, "Open-Loop Limitations for Push-Pull Off-Chip Drivers," IEEE Journal of Solid-State Circuits, vol. SC-22, No. 2, Apr. 1987, pp. 145-150.
G. Sai-Halasz, et al., "Design and experimental technology for 0.1 um gate-length low-temperature operation FETs," IEEE Electron Device Lett., vol. EDL-8, No. 10, pp. 463-466, Oct. 1987.
"Hybrid Static Memory Cell," IBM Technical Disclosure Bulletin, vol. 31, No. 3 (Aug. 1988), pp. 204-205.
M. Abe and T. Mimura, "Ultrahigh-Speed HEMT LSI Technology for Supercomputer," IEEE Journal of Solid-State Circuits, vol. 26, pp. 1337-1344, Oct. 1991.
M. Aoki, S. Hanamura, T. Masuhara and K. Yano, "Performance and Hot Carrier Effects of Small Cryo-CMOS Devices," IEEE Transactions on Electron Devices, vol. 34, pp. 8-18, Jan. 1987.
E. Brown, M. A. Hollis, F. W. Smith, K--C Wang, P. Asbeck, "Resonant-Tunneling Diode Loads: Speed Limits and Applications in Fast Logic Circuits," 1992 ISSCC Digest of Technical Papers, vol. 35, pp. 142-143.
M. J. Burns, P. R. de la Houssaye, W. S. Ruby, S. D. Russell, L. P. Lee, G. A. Garcia and S. R. Clayton, "Demonstration of Y.sub.1 Bas.sub.2 Cu.sub.3 O.sub.7-.delta. and CMOS Device Fabrication on the Same Sapphire Substrate," submitted to Applied Physics Letters Apr. 26, 1993.
T. D. Clark, R. J. Prance, and A. D. C. Grassie, "Feasibility of hybrid Josephson field effect transistors," J. Appl. Phys., vol. 51, pp. 2736-2745, 1980.
J. D. Cressler, J. H. Comfort, E. F. Crabbe, G. L. Patton, W. Lee, J. Y. C. Sun, J. M. C. Stork, and B. S. Meyerson, "Sub-30-ps ECL Circuit Operation at Liquid-Nitrogen Temperature Using Self-Aligned Epitaxial SiGe-Base Bipolar Transistors," IEEE Elect. Device Let., vol. 12, pp. 166-168, 1991.
L. Deferm, E. Simoen and C. Claeys, "The Importance of the Internal Bulk-Source Potential on the Low Temperature Kink in NMOSTs," IEEE Transactions on Electron Devices, vol. 38, pp. 1459-1466, Jun. 1991.
T. Elewa, F. Balastra, S. Cristoloveanu, I. Hafez, J-P. Colinge, A-J. Auberton-Herve and J. Davis, "Performance and Physical Mechanisms in SIMOX MOS Transistors Operated at Very-Low Temperatures," IEEE Transactions on Electron Devices, vol. 37, pp. 1007-1019, Apr. 1990.
R. Fink, et al., "Hysteretic Josephson Junctions from YBa.sub.2 Ca.sub.3 O.sub.7-x /SrTiO.sub.3 /BA.sub.1-x KxBiO.sub.3 Trilayer Films," Applied Physics Letters, vol. 61, No. 5, Aug. 1992, pp. 595-597.
S. T. Flannagan, et al., "8 ns CMOS 64 K .times.4 and 256 K.times.1 SRAMs," IEEE Journal of Solid-State Circuits, vol. 25, No. 5, Oct. 1990, pp. 1049-1056.
U. Ghoshal, T. Van Duzer and H. Kroger, "SPICE Models and Applications of Superconducting FETs and Higher-Voltage Josephson Gates," IEDM Technical Digest, pp. 349-352 (1991).
Z. Ivanov and T. Claeson and T. Anderson, "Three terminal Josephson junction with a semiconductor accumulation layer," in Proc. 18th Int. Conf. on Low Temperature Physics (Kyoto); Jpn. J. Appl. Phys., vol. 26, pp. 1617-1618.
S. S. Iyer, G. L. Patton, J. Stork, B. Meyerson and D. Harame, "HBTs using Si-Ge Alloys," IEEE Transactions on Electron Devices, vol. 36, pp. 2043-2064, Oct. 1989.
Jia, et al., "Role of buffer layers for superconducting YBa.sub.2 Cu.sub.3 O.sub.7-x thin films on GaAs substrates," Applied Physics Letters, vol. 59(9), pp. 1120-1122 (Aug. 26, 1991).
R. Kiehl, J. Yates, L. Palmateer, S. Wright, D. Frank, T. Jackson, J. Degelormo, and A. Fleischman, "High Speed, Low Voltage Complementary Heterostructure FET Circuit Technology," Gallium Arsenide IC Symposium Technical Digest, pp. 101-104, Oct. 1991.
A. W. Kleinsasser and T. N. Jackson, "Prospects for Proximity Effect Superconducting FETs," IEEE Transactions on Magnets, vol. 25, No. 2, pp. 1274-1277 (1989).
U. Ghoshal, T. Van Duzer, D. Gibson and H. Kroger, "Josephson-CMOS Interface Circuits," IEEE 1992 Custom Integrated Circuits Conference, pp. 23.2.1-23.2.4, May 6, 1992.
K. Goossen, J. Cunningham, T. Y. Kuo, W. Jan and C. Fonstad, "Monolayer-.delta.-doped HBT Characteristics from 10 to 350 K," Appl. Phys. Lett., vol. 59, pp. 682-684, Aug. 5, 1991.
Y. Hayashi, "Evaluation of CUBIC Devices," Proceedings of the 9th Symposium on Future Electron Devices, pp. 267-272, Nov. 1990.
K. Ikossi-Anastasiou, A. Ezis, K. R. Evans, and C. E. Stutz, "Low-Temperature Characterization of High-Current-Gain Graded-Emitter AlGaAs/GaAs Narrow-Base Heterojunction Bip
Ghoshal Uttam S.
Kroger Harry
Hille Rolf
Microelectronics & Computer Technology Corp.
Saadat Mahshid
LandOfFree
Superconductor-semiconductor hybrid memory circuits with superco does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Superconductor-semiconductor hybrid memory circuits with superco, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Superconductor-semiconductor hybrid memory circuits with superco will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1114907