Electronic digital logic circuitry – Multifunctional or programmable – Having details of setting or programming of interconnections...
Patent
1998-02-20
2000-01-04
Tokar, Michael
Electronic digital logic circuitry
Multifunctional or programmable
Having details of setting or programming of interconnections...
326 41, 326 40, G06F 738, H03K 19173, H03K 19177
Patent
active
060114061
ABSTRACT:
In order to speed loading of a programming structure wherein the programmable elements in a cellular programmable logic integrated circuit (such as a field programmable gate array ("FPGA") or a programmable logic device ("PLD")) are connected in one or more series with switches interposed between elements in the series, switches are enabled and disabled in a systematic pattern to "walk" data from the data source to a targeted programmable element. When a programmable element stores its targeted data, the switch associated with the programmable element is thereafter disabled to prevent changes in the stored data. Incrementally moving data through the series of programmable elements permits the series to reliably carry multiple data items concurrently, thereby speeding the loading process.
REFERENCES:
patent: 3473160 (1969-10-01), Wahlstrom
patent: 4870302 (1989-09-01), Freeman
patent: 5237219 (1993-08-01), Cliff
patent: 5761099 (1998-06-01), Pedersen
patent: 5825197 (1998-10-01), Lane et al.
patent: 5859542 (1999-01-01), Pedersen
Altera Corporation
Tan Vibol
Tokar Michael
LandOfFree
Ultra-fast configuration mode for a programmable logic device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Ultra-fast configuration mode for a programmable logic device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Ultra-fast configuration mode for a programmable logic device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1075428