Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent
1997-04-14
2000-05-09
Thai, Tuan V.
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
711146, 711154, G06F 1200, G06F 1300
Patent
active
060617624
ABSTRACT:
Cache and architectural specific functions are layered within a controller, simplifying design requirements. Faster performance may be achieved and individual segments of the overall design may be individually tested and formally verified. Transition between memory consistency models is also facilitated. Different segments of the overall design may be implemented in distinct integrated circuits, allowing less expensive processes to be employed where suitable.
REFERENCES:
patent: 4575792 (1986-03-01), Keeley
patent: 5025366 (1991-06-01), Barror
patent: 5136691 (1992-08-01), Barror
patent: 5418916 (1995-05-01), Hall et al.
patent: 5584013 (1996-12-01), Cheong et al.
patent: 5668972 (1997-09-01), Liu et al.
patent: 5732408 (1998-03-01), Takahashi
patent: 5745058 (1998-04-01), Auerbach et al.
patent: 5751983 (1998-05-01), Abramson et al.
Arimilli Ravi Kumar
Dodson John Steven
Lewis Jerry Don
Williams Derek Edward
Dillon Andrew J.
International Business Machines - Corporation
McBurney Mark E.
Thai Tuan V.
Venglarik Daniel E.
LandOfFree
Apparatus and method for separately layering cache and architect does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for separately layering cache and architect, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for separately layering cache and architect will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1075347