Hidden precharge pseudo cache DRAM

Details Hidden precharge pseudo cache DRAM Hidden precharge pseudo cache DRAM

1996-02-09

2000-05-09

Chan, Eddie P.

Electrical computers and digital processing systems: memory

Storage accessing and control

Specific memory composition

711101, 711104, 711 5, 711167, 711168, G06F 1300

Patent

active

060617594

ABSTRACT:
A new DRAM architecture, HPPC DRAM, is provided to support a high performance and low cost memory system. The HPPC DRAM has integrated the following concepts into a single DRAM chip. First, superset pin definitions backward-compatible to the traditional fast-page-mode DRAM SIMM. This allows one memory controller to support a memory system having both a traditional fast-page-mode DRAM and HPPC DRAM of this invention. Secondly, combining a memory array, a register of 4:1 Mux/Demux function, a RAS buffer/decoder, a CAS buffer/decoder, a burst address counter, a page register/comparator, a sequencer and a data buffer into a single DRAM IC chip. Using these intelligent peripheral circuits, the HPPC DRAM execute a pipeline cycle request and precharge cycle stealing. Thirdly, a precharge cycle stealing pipeline is implemented to the timing chain of read operation to eliminate the precharge cycle time which is achieved by executing read drive concurrently to the precharge cycle. This read timing chain shows that a zero wait state is sustained if there is a page-hit. Fourthly, a precharge cycle stealing pipeline is implemented to the timing chain of write operation to eliminate the precharge cycle time which is achieved by executing precharge cycle concurrently to address predecoding and data strobing.

REFERENCES:
patent: 4613958 (1986-09-01), Culican et al.
patent: 4924375 (1990-05-01), Fung et al.
patent: 4943944 (1990-07-01), Sakui et al.
patent: 5220527 (1993-06-01), Ohsawa
patent: 5265236 (1993-11-01), Mehring et al.
patent: 5297091 (1994-03-01), Blake et al.
patent: 5307469 (1994-04-01), Mann
patent: 5522064 (1996-05-01), Aldereguia et al.
patent: 5546350 (1996-08-01), Gillingham

Affiliated with

Also associated with

Rating

Hidden precharge pseudo cache DRAM does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Hidden precharge pseudo cache DRAM, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Hidden precharge pseudo cache DRAM will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1075329