Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Patent
1992-09-08
1993-09-21
James, Andrew J.
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
257635, 257774, H01L 2968
Patent
active
052471977
ABSTRACT:
A semiconductor integrated circuit device includes a semiconductor substrate, a field insulation film formed on a surface of the semiconductor substrate by a selective thermal oxidation process employing an oxidation-resistant mask whereby first and second groups of openings are formed therein for exposing the substrate at predetermined locations respectively corresponding to first and second active regions and relative to which first and second groups of contact holes are to be formed. An insulation film formed on the field insulation film is patterned to have first and second groups of openings therein corresponding to those in the field insulation film and arranged such that as to each of the contact holes of the first and second groups, a first pair of opposed edges extending in a first direction comprise the edges of the field insulation film defining the corresponding opening therein and the second pair of opposed edges thereof comprise the edges of the corresponding opening patterned in the second insulation film. The resultant structure affords reduced pitch of the contact holes in the second direction. A DRAM device so constructed comprises memory cells having storage electrodes extending through the respective contact holes of the first group and contacting the respective first active regions exposed therethrough, plural gate electrodes extending in the second direction, each associated memory capacitor and gate electrode comprising a memory cell, and a plurality of bit lines extending in the first direction and extending through and contacting respective second active regions through the respective contact holes of the second group.
REFERENCES:
patent: 3507716 (1970-04-01), Nishida et al.
patent: 3852104 (1974-12-01), Kooi et al.
patent: 3936858 (1976-02-01), Seeds et al.
patent: 4535426 (1985-08-01), Ariizumi et al.
patent: 4688063 (1987-08-01), Lu et al.
patent: 4897709 (1990-01-01), Yokoyama et al.
patent: 4931845 (1990-06-01), Ema
patent: 5025295 (1991-06-01), Kuesters et al.
Abbott et al., "N-channel goes to work with TTL," May 1972, Electronics, pp. 107-110.
Ohta et al., "Quadruply Self-Aligned Stacked High-Capacitance RAM Using Ta.sub.2 O.sub.5 High-Density VLSI Dynamic Memory," Mar. 1982, IEEE Transactions on Electronic Devices, vol. ed.-29, No. 3, pp. 368-376.
Redding, "Borderless Diffusion Contact," Dec. 1981, IBM Technical Disclosure Bulletin, vol. 24, No. 7B, pp. 3806-7.
European Search Report, Application No. EP 88 31 0284, European Patent Office3, The Hague, Examiner Pheasant N.J., Jan. 31, 1989.
IBM Technical Disclosure Bulletin, vol. 27, No. 3, Aug. 1984, pp. 1809-1812, New York, US; C. G. Jambotkar: "Emitter butting against recessed oxide isolation in bipolar integrated circuits".
Patent Abstracts of Japan, vol. 11, No. 51 (E-480) [2498], Feb. 17, 1987; and JP-A-61 214 553 (Hitachi Ltd.), Aug. 24, 1986.
Bowers Courtney A.
Fujitsu Limited
James Andrew J.
LandOfFree
Dynamic random access memory device having improved contact hole does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dynamic random access memory device having improved contact hole, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic random access memory device having improved contact hole will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1052586