Electrical computers and digital processing systems: memory – Storage accessing and control – Control technique
Patent
1997-07-09
2000-04-25
Chan, Eddie P.
Electrical computers and digital processing systems: memory
Storage accessing and control
Control technique
711105, 365200, 714 6, G11C 700, G11C 800
Patent
active
060556110
ABSTRACT:
A method and apparatus for selectively enabling and disabling access to prime and redundant memory elements based on an address to a prime memory element is described. By receiving a prime element address and comparing it to program defective addresses, a signal indicating a correspondence between addresses is provided when a match occurs. The indication may be used as a select signal to a multiplexer for selecting between inputs. Moreover, an indication of a correspondence between addresses may be latched for temporary storage. The signal indicating whether or not a match has been found is provided to an override circuit, which selectively determines which enable signals are to be active and which are to be inactive. This allows for access to a prime element, a redundant element instead of a prime element, a redundant element instead of a prime and/or a redundant element, and so on. Additionally, a timing control enable signal may be employed to control timing of providing an enable signal. The memory having enable circuitry may be employed in any of a variety of memories and systems.
REFERENCES:
patent: 4514830 (1985-04-01), Hagiwara et al.
patent: 4538245 (1985-08-01), Smarandoiu et al.
patent: 4639897 (1987-01-01), Wacyk
patent: 4935899 (1990-06-01), Morigami
patent: 5148391 (1992-09-01), Zagar
patent: 5200652 (1993-04-01), Lee
patent: 5208177 (1993-05-01), Lee
patent: 5233206 (1993-08-01), Lee et al.
patent: 5238862 (1993-08-01), Blalock et al.
patent: 5241496 (1993-08-01), Lowrey et al.
patent: 5250459 (1993-10-01), Lee
patent: 5282158 (1994-01-01), Lee
patent: 5301153 (1994-04-01), Johnson
patent: 5313424 (1994-05-01), Adams et al.
patent: 5315177 (1994-05-01), Zagar et al.
patent: 5325334 (1994-06-01), Roh et al.
patent: 5331196 (1994-07-01), Lee et al.
patent: 5383156 (1995-01-01), Komatsu
patent: 5412593 (1995-05-01), Magel et al.
patent: 5446695 (1995-08-01), Douse et al.
patent: 5461586 (1995-10-01), Nasu
patent: 5517455 (1996-05-01), McClure et al.
patent: 5532966 (1996-07-01), Poteet et al.
patent: 5646896 (1997-07-01), Pinkham
patent: 5699306 (1997-12-01), Lee et al.
patent: 5798973 (1998-08-01), Isa
patent: 5812468 (1998-09-01), Shirley
patent: 5838620 (1998-11-01), Zagar et al.
Fuller Paul M.
Wright Jeffrey P.
Chan Eddie P.
Kim Hong
Micro)n Technology, Inc.
LandOfFree
Method and apparatus for enabling redundant memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for enabling redundant memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for enabling redundant memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1002812