Boots – shoes – and leggings
Patent
1996-06-05
1998-08-25
Elmore, Reba I.
Boots, shoes, and leggings
36474805, 36474811, G06F 750
Patent
active
057989583
ABSTRACT:
Zero detect of a sum of binary operands is disclosed. If the sum is zero, the bit-complement of the sum is a string of one's, and therefore incrementing the string of one's generates a carry-out bit of one. Likewise, if the sum is non-zero, the bit-complement of the sum will contain one or more zero's, and therefore incrementing the bit-complemented sum will not generate a carry-out bit of one. One embodiment includes providing a result representing a bit-complement of the sum, and then inspecting a carry-out bit generated by incrementing the result. Another embodiment includes bit-complementing first and second operands, generating a first carry-out bit from a sum of the bit-complemented first and second operands and a constant of one, generating a second carry-out bit from a sum of the bit-complemented first and second operands and a constant of two, and setting a zero detect flag to TRUE when an EXCLUSIVE-OR of the first carry-out bit and the second carry-out bit is a one. Advantageously, the first and second carry-out bits can be generated concurrently using carry chains to provide rapid zero detect. The invention is well-suited for providing zero detect of the sum A+B where A and B are n-bit binary operands, as well as zero detect of the sum A+B+C where A and B are n-bit binary operands and C is a carry-in bit.
REFERENCES:
patent: 3573726 (1971-04-01), Towell et al.
patent: 4218751 (1980-08-01), McManigal
patent: 4631696 (1986-12-01), Sakamoto
patent: 4924422 (1990-05-01), Vassiliadis et al.
patent: 5020016 (1991-05-01), Nakano et al.
patent: 5027308 (1991-06-01), Sit et al.
patent: 5038313 (1991-01-01), Kojima
patent: 5060243 (1991-10-01), Eckert
patent: 5241490 (1993-08-01), Poon
patent: 5367477 (1994-11-01), Hinds et al.
patent: 5373459 (1994-12-01), Taniguchi
patent: 5448509 (1995-09-01), Lee et al.
patent: 5469377 (1995-11-01), Amano
patent: 5508950 (1996-04-01), Bosshart et al.
patent: 5519649 (1996-05-01), Takahashi
patent: 5561619 (1996-10-01), Watanabe et al.
patent: 5581496 (1996-12-01), Lai et al.
patent: 5586069 (1996-12-01), Dockser
patent: 5600583 (1997-02-01), Bosshart et al.
patent: 5635858 (1997-06-01), Chang et al.
Paper entitled: "An American National Standard--IEEE Standard for Binary Floating-Point Arithmetic", ANSI/IEEE Std 754-1985, Standards Committee of the IEEE Computer Society, Title page, Foreward page, Contents page, and pp. 7-18, 1985.
Dolan Robert J.
Elmore Reba I.
Samsung Electronics Co,. Ltd.
Sigmond David M.
LandOfFree
Zero detect for binary sum does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Zero detect for binary sum, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Zero detect for binary sum will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-40983