Zero delay data cache effective address generation

Details Zero delay data cache effective address generation Zero delay data cache effective address generation

2005-09-06

2005-09-06

Padmanabhan, Mano (Department: 2188)

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

C711S129000, C711S122000, C711S219000

Reexamination Certificate

active

06941421

ABSTRACT:
A method and system for accessing a specified cache line using previously decoded base address offset bits, stored with a register file, which eliminate the need to perform a full address decode in the cache access path, and to replace the address generation adder multiple level logic with only one level of rotator/multiplexer logic. The decoded base register offset bits enable the direct selection of the specified cache line, thus negating the need for the addition and the decoding of the base register offset bits at each access to the cache memory. Other cache lines are accessed by rotating the decoded base address offset bits, resulting in a selection of another cache word line.

REFERENCES:
patent: 4578750 (1986-03-01), Amdahl et al.
patent: 4739470 (1988-04-01), Wada et al.
patent: 5023776 (1991-06-01), Gregor
patent: 5097436 (1992-03-01), Zurawski
patent: 5212778 (1993-05-01), Dally et al.
patent: 5297266 (1994-03-01), Tanaka
patent: 5532947 (1996-07-01), Potter et al.
patent: 5713001 (1998-01-01), Eberhard et al.
patent: 5829049 (1998-10-01), Walker et al.
patent: 5940877 (1999-08-01), Eickemeyer
patent: 6161166 (2000-12-01), Doing
patent: 6226722 (2001-05-01), Shippy
patent: 6321296 (2001-11-01), Pescatore
patent: 6415355 (2002-07-01), Hirofuji

Affiliated with

Also associated with

Rating

Zero delay data cache effective address generation does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Zero delay data cache effective address generation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Zero delay data cache effective address generation will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3383284