Yield on multithreaded processors

Details Yield on multithreaded processors Yield on multithreaded processors

2007-07-31

2007-07-31

An, Meng-Ai T. (Department: 2195)

Electrical computers and digital processing systems: virtual mac

Task management or control

Process scheduling

C718S100000

Reexamination Certificate

active

09939235

ABSTRACT:
An apparatus, program product and method accommodate conventional yield calls within a multithreaded processor environment by coordinating yielding threads within the hypervisor. A hypervisor coordinates the yielding threads within the hypervisor to ensure all threads on a multithreaded processor execute within the same partition or hypervisor.

REFERENCES:
patent: 4400769 (1983-08-01), Kaneda et al.
patent: 4742447 (1988-05-01), Duvall et al.
patent: 5095427 (1992-03-01), Tanaka et al.
patent: 5187802 (1993-02-01), Inoue et al.
patent: 5325525 (1994-06-01), Shan et al.
patent: 5325526 (1994-06-01), Cameron et al.
patent: 5357632 (1994-10-01), Pian et al.
patent: 5361375 (1994-11-01), Ogi
patent: 5404563 (1995-04-01), Green et al.
patent: 5481747 (1996-01-01), Kametani
patent: 5504670 (1996-04-01), Barth et al.
patent: 5535321 (1996-07-01), Massaro et al.
patent: 5574914 (1996-11-01), Hancock et al.
patent: 5692193 (1997-11-01), Jagannathan et al.
patent: 5694606 (1997-12-01), Pletcher et al.
patent: 5872963 (1999-02-01), Bitar et al.
patent: 5898855 (1999-04-01), Onodera et al.
patent: 5978830 (1999-11-01), Nakaya et al.
patent: RE36462 (1999-12-01), Chang et al.
patent: 6078970 (2000-06-01), Nordstrom et al.
patent: 6105050 (2000-08-01), Govindaraju et al.
patent: 6195676 (2001-02-01), Spix et al.
patent: 6199093 (2001-03-01), Yokoya
patent: 6247109 (2001-06-01), Kleinsorge et al.
patent: 6269391 (2001-07-01), Gillespie
patent: 6279046 (2001-08-01), Armstrong et al.
patent: 6381742 (2002-04-01), Forbes et al.
patent: 6418460 (2002-07-01), Bitar et al.
patent: 6487654 (2002-11-01), Dowling
patent: 6542926 (2003-04-01), Zalewski et al.
patent: 6587938 (2003-07-01), Eilert et al.
patent: 6598069 (2003-07-01), Rooney et al.
patent: 6615303 (2003-09-01), Endo et al.
patent: 6625638 (2003-09-01), Kubala et al.
patent: 6647508 (2003-11-01), Zalewski et al.
patent: 6711605 (2004-03-01), Sekiguchi et al.
patent: 6760783 (2004-07-01), Berry
patent: 6779065 (2004-08-01), Murty et al.
patent: 7080376 (2006-07-01), Buch
patent: 2001/0014905 (2001-08-01), Onodera
patent: 2002/0056076 (2002-05-01), van der Made
patent: 2003/0014466 (2003-01-01), Berger et al.
patent: 2003/0093655 (2003-05-01), Gosior et al.
patent: 2003/0101440 (2003-05-01), Hardin et al.
patent: 62-163149 (1987-07-01), None
patent: 07-271738 (1995-10-01), None
patent: 10-260850 (1998-09-01), None
patent: 2001188685 (2001-07-01), None
David L. Black, “Scheduling Support for Concurrency and Parallelism in the Mach Operating System,” Computer, IEEE Computer Society, vol. 23, No. 5, May 1, 1990, pp. 35-43.
T. L. Borden et al., “Multiple Operating Systems on One Processor Complex,” IBM Systems Journal, vol. 28, No. 1, 1989, pp. 104-122.
Shigekazu Inohara et al., “A Thread Facility Based on User/Kernel Cooperation in the XERO Operating System,” Computer Software and Applications Conference, 1991, Sep. 11, 1991, pp. 398-405.
Menasee, D. et al. “Capacity Planning and Performance Modeling”, ISBN 0-13-035494-5, © 1994.
Leutenegger et al. “A Modeling Study of the TPC-C Benchmark”, Proceedings of the 1993 ACM SIGMOD Int'l Conference on Management of Data, 1993, pp. 22-31.
Levine, C. “Order-of-Magnitude Advantage on TPC-C Through Massive Parallelism”, Proceedings of the 1995 ACM SIGMOD Int'l Conference on Management of Data, 1995, pp. 464-465.
IBM Corporation, “AS/400 Logical Partitions Hardware Planning Guide”, © 1999.
Schimunek, G. et al. “Slicing the AS/400 With Logical Partitioning: A How to Guide”, Aug. 1999.
IBM Corporation, “LPAR Configuration and Management”, First Edition, © Apr. 2002.
Bakshi et al., “Partioning and Pieplining for Performance-Constrained Hardware/Software Systems,” 1999 IEEE, pp. 419-432.
Ayachi et al., “A Hierarchical Processor Scheduling Policy for Multiprocessor Systems,” 1996 IEEE, pp. 100-109.
IBM AS/400e Logical Partitions: Learning About. © 1999, 2000. publib.boulder.ibm.com/pubs/htmlas400/v4r5/ic2924/info/rzajx.pdf.
IBM AS/400e Logical Partitions: Planning for. © 1999, 2000. publib.boulder.ibm.com/pubs/html/as400/v4r5/ic2924/info/rzait.pdf.
IBM AS/400e Logical Partitions: Creating. © 1999, 2000. publib.boulder.ibm.com/pubs/html/as400/v4r5/ic2924/info/rzaj7.pdf.
IBM AS/400e Logical Partitions: Managing. © 1999, 2000. publib.boulder.ibm.com/pubs/html/as400/v4r5/ic2924/info/rzaj6.pdf.
IBM AS/400e Logical Partitions: Troubleshooting. © 1999, 2000. publib.boulder.ibm.com/pubs/html/as400/v4r5/ic2924/info/rzaj8.pdf.
IBM Corporation, S/390 Processor Resource/Systems Manager Planning Guide (IBM Pub. No. GA22-7236-04, 5thEdition, Mar. 1999).
Marisa Gil et al., “The Enhancement of a User-level Thread Package Scheduling on Multiprocessors,” Sep. 1994, Euromicro Workshop on Parallel and Distributed Processing, pp. 228-236.
David L. Black, “Scheduling Support for Concurrency and Parallelism in the Mach Operating System” Computer, IEEE Computer Society; May 1, 1990; vol. 23, No. 5, pp. 35-43.

Affiliated with

Also associated with

Rating

Yield on multithreaded processors does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Yield on multithreaded processors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Yield on multithreaded processors will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3744715