Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor
Reexamination Certificate
2006-01-17
2009-02-17
Luu, Chuong A. (Department: 2892)
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
C438S014000, C438S017000, C438S128000
Reexamination Certificate
active
07491576
ABSTRACT:
An integrated circuit die (e.g., a programmable logic device (PLD) die) is manufactured that has the capability of being configured as at least two differently-sized family members. The IC die is tested prior to packaging. If a first portion of the IC die is fully functional, but a second portion includes a localized defect, then the IC die is packaged with a product selection code that configures the IC die to operate as only the first portion of the die. The second portion of the die is deliberately rendered non-operational. Therefore, the IC die can still be sold as a fully functional packaged IC.
REFERENCES:
patent: 5787007 (1998-07-01), Bauer
patent: 6157213 (2000-12-01), Voogel
patent: 6160418 (2000-12-01), Burnham
patent: 6204689 (2001-03-01), Percey et al.
patent: 6215327 (2001-04-01), Lyke
patent: 6216257 (2001-04-01), Agrawal et al.
patent: 6218864 (2001-04-01), Young et al.
patent: 6359466 (2002-03-01), Sharpe-Geisler
patent: 6396303 (2002-05-01), Young
patent: 6448808 (2002-09-01), Young et al.
patent: 6944809 (2005-09-01), Lai et al.
patent: 7002828 (2006-02-01), Santin et al.
patent: 7028281 (2006-04-01), Agrawal et al.
patent: 7088134 (2006-08-01), Agrawal et al.
patent: 7095253 (2006-08-01), Young
patent: 7107565 (2006-09-01), Lindholm et al.
patent: 7181718 (2007-02-01), Bilski et al.
patent: 7187200 (2007-03-01), Young
patent: 7190190 (2007-03-01), Camarota et al.
patent: 7193433 (2007-03-01), Young
patent: 7196543 (2007-03-01), Young et al.
patent: 7199610 (2007-04-01), Young et al.
patent: 7202697 (2007-04-01), Kondapalli et al.
patent: 7202698 (2007-04-01), Bauer et al.
patent: 7205790 (2007-04-01), Young
patent: 7215138 (2007-05-01), Kondapalli et al.
patent: 7218139 (2007-05-01), Young et al.
patent: 7218140 (2007-05-01), Young
patent: 7218143 (2007-05-01), Young
patent: 7221186 (2007-05-01), Young
patent: 7233168 (2007-06-01), Simkins
patent: 7253658 (2007-08-01), Young
patent: 7256612 (2007-08-01), Young et al.
patent: 7265576 (2007-09-01), Kondapalli et al.
patent: 7268587 (2007-09-01), Pham et al.
patent: 7274214 (2007-09-01), Young
patent: 7276934 (2007-10-01), Young
patent: 7279929 (2007-10-01), Young
patent: 7301824 (2007-11-01), New
patent: 7337422 (2008-02-01), Becker et al.
patent: 7345507 (2008-03-01), Young et al.
patent: 2003/0116835 (2003-06-01), Miyamoto et al.
patent: 2005/0112614 (2005-05-01), Cook et al.
patent: 2007/0204252 (2007-08-01), Furnish et al.
Xilinx, Inc.; U.S. Appl. No. 11/333,819 by Pang et al. filed Jan. 17, 2006.
Xilinx, Inc.; U.S. Appl. No. 11/334,341 by Goetting et al. filed Jan. 17, 2006.
Xilinx, Inc.; U.S. Appl. No. 11/333,991 by Young et al. filed Jan. 17, 2006.
Xilinx, Inc.; U.S. Appl. No. 11/333,865 by Bauer et al. filed Jan. 17, 2006.
Xilinx, Inc.; U.S. Appl. No. 10/956,544 by Kondapalli filed Oct. 1, 2004.
Xilinx, Inc.; U.S. Appl. No. 10/970,964 by Vadi et al. filed Oct. 22, 2004.
Bauer Trevor J.
Goetting F. Erich
Lamarche P. Hugo
McGuire Patrick J.
Oh Kwansuhk
Cartier Lois D.
Luu Chuong A.
Maunu LeRoy D.
Xilinx , Inc.
LandOfFree
Yield-enhancing methods of providing a family of scaled... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Yield-enhancing methods of providing a family of scaled..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Yield-enhancing methods of providing a family of scaled... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4122570