xDSL symbol processor and method of operating same

Details xDSL symbol processor and method of operating same xDSL symbol processor and method of operating same

2005-11-15

2005-11-15

Myers, Paul R. (Department: 2111)

Electrical computers and digital data processing systems: input/

Intrasystem connection

Bus interface architecture

C710S310000, C710S311000, C710S316000, C710S104000, C712S029000, C712S036000, C712S223000

Reexamination Certificate

active

06965960

ABSTRACT:
A logical pipeline or logical hybrid pipeline is used for an xDSL communication system, and particularly for processing DMT symbols. This flexible arrangement permits easy and efficient sequencing of DMT symbols for transmit/receive tasks, and for multiple ports, since the pipeline resources can be shared or allocated as needed to support a particular data transmission. Each stage in the pipelines works on input data objects, and creates output data objects in the same format for use by other stages. The data objects are based on DMT symbols, so this facilitates intelligent control and sequencing of a DMT data transmission. The combination of the pipeline and the tailored data objects permits an implementation of a customized xDSL symbol processor.

REFERENCES:
patent: 5115451 (1992-05-01), Furlong
patent: 5355508 (1994-10-01), Kan
patent: 5404469 (1995-04-01), Chung et al.
patent: 5524244 (1996-06-01), Robinson et al.
patent: 5537601 (1996-07-01), Kimura et al.
patent: 5687325 (1997-11-01), Chang
patent: 5696759 (1997-12-01), Tomonaga et al.
patent: 5732224 (1998-03-01), Gulick et al.
patent: 5768598 (1998-06-01), Marisetty et al.
patent: 5794067 (1998-08-01), Kadowaki
patent: 5805850 (1998-09-01), Luick
patent: 5815206 (1998-09-01), Malladi et al.
patent: 5815505 (1998-09-01), Mills
patent: 5818532 (1998-10-01), Malladi et al.
patent: 5870310 (1999-02-01), Malladi
patent: 5887187 (1999-03-01), Rostoker et al.
patent: 5890009 (1999-03-01), Luick et al.
patent: 5920561 (1999-07-01), Daniel et al.
patent: 5933447 (1999-08-01), Tran et al.
patent: 5977997 (1999-11-01), Vainsencher
patent: 5990958 (1999-11-01), Bheda et al.
patent: 6016539 (2000-01-01), Sollars
patent: 6023753 (2000-02-01), Pechanek et al.
patent: 6075821 (2000-06-01), Kao et al.
patent: 6081783 (2000-06-01), Divine
patent: 6084881 (2000-07-01), Fosmark et al.
patent: 6088385 (2000-07-01), Liu
patent: 6088785 (2000-07-01), Hudson et al.
patent: 6092122 (2000-07-01), Liu et al.
patent: 6101592 (2000-08-01), Pechanek et al.
patent: 6122703 (2000-09-01), Nasserbakht
patent: 6131114 (2000-10-01), Guezou et al.
patent: 6134605 (2000-10-01), Hudson et al.
patent: 6151668 (2000-11-01), Pechanek et al.
patent: 6157051 (2000-12-01), Allsup
patent: 6167501 (2000-12-01), Barry et al.
patent: 6167502 (2000-12-01), Pechanek et al.
patent: 6173389 (2001-01-01), Pechanek et al.
patent: 6175589 (2001-01-01), Cummings
patent: 6182206 (2001-01-01), Baxter
patent: 6192073 (2001-02-01), Reader et al.
patent: 6252902 (2001-06-01), Simeon et al.
patent: 6314475 (2001-11-01), Collin et al.
patent: 6567480 (2003-05-01), Brardjanian et al.
patent: 6570912 (2003-05-01), Mirfakhraei
patent: 6597689 (2003-07-01), Chiu et al.
patent: 6621831 (2003-09-01), Linz
patent: 6735245 (2004-05-01), Palm
patent: 2001/0049756 (2001-12-01), Liu
patent: 1059785 (2000-12-01), None
patent: 9900739 (1999-01-01), None
patent: 9959078 (1999-11-01), None
patent: 0010281 (2000-02-01), None
patent: 0010297 (2000-02-01), None
patent: 0019311 (2000-04-01), None
patent: 0025250 (2000-05-01), None
patent: 0069084 (2000-11-01), None
patent: 0069192 (2000-11-01), None
patent: 0113590 (2001-02-01), None
patent: 0116777 (2001-03-01), None
patent: 0122235 (2001-03-01), None
patent: 0124030 (2001-04-01), None
patent: 0144964 (2001-06-01), None
patent: 0150624 (2001-07-01), None
patent: 0155864 (2001-08-01), None
patent: 0155917 (2001-08-01), None
Kumar N. Ganapathy and Benjamin W. Wah,Designing a Coprocessor for Recurrent Computations, In Proceedings of the 5th IEEE Symposium on Parallel and Distributed Processing, pp. 806-813, Dec. 1993.
J. G. Eldredge and B. L. Hutchings,Run-time reconfiguration: A method for enhancing the functional density of SRAM-based FPGAs, Journal of VLSI Signal Processing, 17 pages, 1996.
M. J. Wirthlin and B. L. Hutchings,Sequencing run-time reconfigured hardware with software, In FPGA'96 1996 ACM Fourth International Symposium on Field Programmable Gate Arrays, pp. 122-128, New York, NY, Feb. 1996. ACM.
T. Miyamori and K. Olukotun,A Quantitative Analysis of Reconfigurable Coprocessors for Multimedia Applications, in Proc. IEEE Symp. on FPGAs for Custom Computing Machines, Napa Valley, California, 1998, pp. 2-11.
D. Scherrer and H. Eberle,A Scalable Real-time Signal Processor for Object-oriented Data Flow Applications, PDCS-98 11th Int. Conf. on Parallel and Distributed Computing Systems, Chicago, Sep. 2-4, 1998, pp. 183-189.
K. Compton and S. Hauck,Configurable Computing: A Survey of Systems and Software, Northwestern University, Dept. of ECE Technical Report, 1999, 39 pages.
H.J. Broersma, N. Bruin, J.L. Hurink, L.E. Meester, S.S. op de Beedk and J.H. Westhuis,Throughput of ADSL modems, Memorandum No. 1482, ISSN 0169-2690, pp. 1-17.
Paul Graham and Brent Nelson,Reconfigurable Processors for High-Performance, Embedded Digital Signal Processing, in Proceedings of the Ninth International Workshop on Field Programmable Logic and Applications, Aug. 1999, 10 pages.
O. Diessel and G. Wigley,Opportunities for Operating Systems Research in Reconfigurable Computing, Technical report ACRC-99-018, Advanced Computing Research Centre, School of Computer and Information Science, University of South Australia, Aug., 1999, pp. 1-12.
S.Köhler, S.Sawitzki, R.G.Spallek,Digital Signal Processors for Multimedia Applications, in Proceedings of the 4th World Multiconference on Systemics, Cybernetics and Informatics and the 6th International Conference on Information Systems, Analysis and Synthesis (SCI/ISAS 2000), vol. VI, Image Acoustic, Speech and Signal Processing: Part II, pp. 107-112, International Institute of Informatics an d Systemics, 2000.
Stephan Wong, Sorin Cotofana, Stamatis Vassiliadis,Multimedia Enhanced General-Purpose Processors, IEEE International Conference on Multimedia and Expo (III) 2000: 1493-1496.
Russell Tessier and Wayne Burleson,Reconfigurable Computing for Digital Signal Processing: A Survey,Department of Electrical and Computer Engineering, University of Massachusetts, Apr. 12, 2000, pp. 1-23.
Brian R. Wiese and Jacky S. Chow,Programmable Implementations of xDSL Transceiver Systems, IEEE Communications, May 2000, pp. 114-119.

Affiliated with

Also associated with

Rating

xDSL symbol processor and method of operating same does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with xDSL symbol processor and method of operating same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and xDSL symbol processor and method of operating same will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3522169