Writeback cancellation processing system for use in a packet swi

Details Writeback cancellation processing system for use in a packet swi Writeback cancellation processing system for use in a packet swi

1995-03-31

1997-11-04

Chan, Eddie P.

395447, G06F 1208

Patent

active

056849770

ABSTRACT:
A multiprocessor computer system is provided having a multiplicity of sub-systems and a main memory coupled to a system controller. An interconnect module, interconnects the main memory and sub-systems in accordance with interconnect control signals received from the system controller. At least two of the sub-systems are data processors, each having a respective cache memory that stores multiple blocks of data and a set of master cache tags (Etags), including one cache tag for each data block stored by the cache memory. Each data processor includes a master interface for sending memory transaction requests to the system controller. The system controller processes each memory transaction and maintains a set of duplicate cache tags (Dtags) for each data processor. Finally, the system controller contains transaction execution circuitry for activating a transaction for servicing by the interconnect. The transaction execution circuitry pipelines memory access requests from the data processors, and includes invalidation circuitry for processing each writeback request from a given data processor prior to activation to determine if the Dtag index corresponding to the victimized cache line is invalid. Thereafter, the invalidation circuitry activates writeback requests only if the Dtag index is not invalid and cancels the writeback request if the Dtag index is invalid.

REFERENCES:
patent: 4228503 (1980-10-01), Waite et al.
patent: 5036459 (1991-07-01), den Haan et al.
patent: 5119485 (1992-06-01), Ledbetter, Jr. et al.
patent: 5319753 (1994-06-01), MacKenna et al.
patent: 5375220 (1994-12-01), Ishikawa
patent: 5404480 (1995-04-01), Suzuki
patent: 5428799 (1995-06-01), Woods et al.
patent: 5530835 (1996-06-01), Vashi et al.
patent: 5537569 (1996-07-01), Masubuchi
patent: 5537575 (1996-07-01), Foley et al.
Pp. 73-84 The Cache Memory Book, by Jim Handy 1993 by Academic Press, Inc.
"Rochester's Intelligent Gateway"; K.A. Lantz et al.; IEEE, vol. 15, No. 10, Oct. 1982; pp. 54-68.
"An approach to the design of distributed real-time operating systems"; Cvijovic et al.; Microprocessors and Microsystems; vol. 16, No. 2; 1992; pp. 81-89.
"A Second-Level Cache Controller for A Super-Scalar SPARC Procesor"; Chang et al.; 37th IEEE CompCon Conference; Feb. 24-28, 1992; pp. 142-151.

Affiliated with

Also associated with

Rating

Writeback cancellation processing system for use in a packet swi does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Writeback cancellation processing system for use in a packet swi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Writeback cancellation processing system for use in a packet swi will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1841434