Write transaction interleaving

Details Write transaction interleaving Write transaction interleaving

2007-08-07

2007-08-07

Rinehart, Mark H. (Department: 2111)

Electrical computers and digital data processing systems: input/

Intrasystem connection

Bus access regulation

C710S021000, C710S035000

Reexamination Certificate

active

10862872

ABSTRACT:
A bus master2, 4sends write transactions to a bus slave8which include separate write addresses AW and write data WD. Write transaction identifiers AWID, WID are associated with these write addresses and write data. The bus slave can accept multiple write addresses such that there can be copending write transactions to the same bus slave. The bus slave uses the write transaction identifiers to correlate interleaved write data for the co-pending write transactions with their write addresses.

REFERENCES:
patent: 5568620 (1996-10-01), Sarangdhar et al.
patent: 5615343 (1997-03-01), Sarangdhar et al.
patent: 5621897 (1997-04-01), Boury et al.
patent: 5793994 (1998-08-01), Mitchell et al.
patent: 6182183 (2001-01-01), Wingard et al.
patent: 2005/0144371 (2005-06-01), Walker
Bryg et al. A High-Performance, Low-Cost Multiprocessor Bus for Workstations and Midrange Servers. Hewlett-packard Journal. Feb. 1996.
The CoreConnect Bus Architecture. International Business Machines Corporation. 1999.
Suzuki et al. A Multimedia-oriented Embedded RISC Processor with a Rambus DRAM Controller. Solid-State Circuits Conference. Sep. 24, 1998.

Affiliated with

Also associated with

Rating

Write transaction interleaving does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Write transaction interleaving, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Write transaction interleaving will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3892419