Write-once memory array controller, system, and method

Details Write-once memory array controller, system, and method Write-once memory array controller, system, and method

2000-08-14

2002-07-23

Elms, Richard (Department: 2824)

Static information storage and retrieval

Read/write circuit

Signals

C711S163000

Reexamination Certificate

active

06424581

ABSTRACT:

BACKGROUND
The present invention relates to improved systems and methods for controlling a write-once memory to prevent inadvertent writing or erasing.
Non-volatile memory is becoming standard in many products such as digital cameras and digital audio players. Traditional non-volatile memory has been rewritable, allowing the data storage system to erase and write over existing data.
With the advent of more cost-effective write-once memory devices, a mechanism is needed to prevent existing data storage systems from performing destructive operations (such as erase or write) to the write-once memory device.
BRIEF SUMMARY
The embodiments described below include a memory device having a write-once memory array, an electronically resetable flag, and a memory array controller. The controller prevents writing into and erasing from the write-once memory device unless the flag is in a selected state.
This memory device is used with a data storage system that automatically determines whether a memory device installed in the data storage system is a write-once memory device, and automatically sends a recognition signal to the memory device when the installed memory device is determined to be a write-once memory. The memory device responds to the recognition signal by setting the flag to the selected state, and the memory device controller automatically refuses to implement write and erase commands prior to receipt of the recognition signal, while implementing such destructive commands subsequent to the receipt of the recognition signal. At all times, regardless of the state of the flag, the memory array controller implements nondestructive commands such as status and read commands.
Because the memory device does not implement destructive commands until the recognition signal is received, data storage systems that are not suited to use with write-once memories are prevented from altering the contents of the write-once memory array.
This section has been provided by way of general introduction, and it is not intended to limit the scope of the following claims.


REFERENCES:
patent: 4272880 (1981-06-01), Pashley
patent: 4442507 (1984-04-01), Roesner
patent: 4489478 (1984-12-01), Sakurai
patent: 4498226 (1985-02-01), Inoue et al.
patent: 4499557 (1985-02-01), Holmberg et al.
patent: 4646266 (1987-02-01), Ovshinsky et al.
patent: 4677742 (1987-07-01), Ovshinsky et al.
patent: 5070384 (1991-12-01), McCollum et al.
patent: 5233576 (1993-08-01), Curtis et al.
patent: 5306935 (1994-04-01), Esquivel et al.
patent: 5427979 (1995-06-01), Chang
patent: 5441907 (1995-08-01), Sung et al.
patent: 5535156 (1996-07-01), Levy et al.
patent: 5602987 (1997-02-01), Harari et al.
patent: 5640343 (1997-06-01), Gallagher et al.
patent: 5745407 (1998-04-01), Levy et al.
patent: 5835396 (1998-11-01), Zhang
patent: 5848026 (1998-12-01), Ramamurthy
patent: 5940854 (1999-08-01), Green, Jr. et al.
patent: 6034882 (2000-03-01), Johnson et al.
patent: 6243837 (2001-06-01), Zimmermann et al.
patent: 6272038 (2001-08-01), Clausen et al.
patent: WO 99/14763 (1999-03-01), None
Douglas, John H., “The Route To 3-D Chips”, High Technology, Sep. 1983, vol. 3, No. 9, pp. 55-59.
Edited by Cappelletti, Paulo et al., “Flash Memories”, Kluwer Academic Publishers, 1999.
Kawashima, Shoichiro et al., “A Charge-Transfer Amplifier and an Encoded-Bus Architecture for Low-Power SRAM's”, IEE Journal of Solid-State Circuits, vol. 33, No. 5, May 1998, pp. 793-799.
Zhang, Ph.D., Guobiao, “Three-Dimensional Read-Only Memory (3D-ROM)”, presentation from website zhangpatents, pp. 1-29.
Zhang, Ph.D., Guobiao, “3D-ROM—A First Practical Step Towards 3-DIC” Semiconductor International, Jul. 2000, from website zhangpatents, pp. 1-7.

Affiliated with

Also associated with

Rating

Write-once memory array controller, system, and method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Write-once memory array controller, system, and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Write-once memory array controller, system, and method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2878337