Electrical computers and digital processing systems: memory – Storage accessing and control – Specific memory composition
Reexamination Certificate
2006-02-14
2006-02-14
Ellis, Kevin L. (Department: 2188)
Electrical computers and digital processing systems: memory
Storage accessing and control
Specific memory composition
Reexamination Certificate
active
07000063
ABSTRACT:
The preferred embodiments described herein provide a write-many memory device and method for limiting a number of writes to the write-many memory device. In one preferred embodiment, a write-many memory device is provided comprising a plurality of blocks of memory, each block being limited to N number of writes. Data can be stored in a block of memory only if there has been fewer than N number of writes to the block. In another preferred embodiment, a write-many memory device is provided comprising a plurality of blocks of memory, wherein each block comprises a first sideband field storing data indicating whether the block is free and a second sideband field storing data indicating how many times the block has been written into. The first and second sideband fields are used in a method for limiting a number of writes to the write-many memory device. Other preferred embodiments are provided, and each of the preferred embodiments can be used alone or in combination with one another.
REFERENCES:
patent: 5153462 (1992-10-01), Agrawal et al.
patent: 5264740 (1993-11-01), Wright
patent: 5414829 (1995-05-01), Fandrich et al.
patent: 5734816 (1998-03-01), Niijima et al.
patent: 5737742 (1998-04-01), Achiwa et al.
patent: 6034882 (2000-03-01), Johnson et al.
patent: 6058047 (2000-05-01), Kikuchi
patent: 6134141 (2000-10-01), Wong
patent: 6151246 (2000-11-01), So et al.
patent: 6181603 (2001-01-01), Jyouno et al.
patent: 6219282 (2001-04-01), Tanaka
patent: 6222762 (2001-04-01), Guterman et al.
patent: 6236587 (2001-05-01), Gudesen et al.
patent: 6278633 (2001-08-01), Wong et al.
patent: 6363008 (2002-03-01), Wong
patent: 6376282 (2002-04-01), Corisis
patent: 6376284 (2002-04-01), Gonzalez et al.
“64M×8 Bit NAND Flash Memory,” Samsung Electronics (Oct. 27, 2000).
“How Flash Memory Works,” wysiwyg://8/http://www.howstuffworks.com/flash-memory.htm?printable=1, 5 pages (1998).
“Datalight FlashFX™ 4.06 User's Guide,” p. 11 (Aug. 2000).
“How Does TrueFFS® manage Wear Leveling?,” http://www.m-sys.com/content/information/calcInfo.asp, 2 pages (printed Oct. 5, 2001).
“Intel StrataFlash™ Memory Technology Development and Implementation,” Fazio et al., Intel Technology Journal, 13 pages (Q4'1997).
“A 125mm21Gb NAND Flash Memory with 10MB/s Program Throughput,” Nakamura et al., ISSCC 2002/Session 6/SRAM and Non-Volatile Memories/6.4, 2002 IEEE International Solid-State Circuits Conference, Digest of Technical Papers, pp. 106-107 (2002).
“On the Go With Sonos,” White et al., Circuits & Devices, pp. 22-31 (Jul. 2000).
“NROM: A Novel Localized Trapping, 2-Bit Nonvolatile Memory Cell,” Eitan et al., IEEE Electron Device Letters, vol. 21, No. 11, pp. 543-545 (Nov. 2000).
“A 512Mb NROM Flash Data Storage Memory with 8MB/s Data Rate,” Maayan et al., ISSCC 2002/Session 6/SRAM and Non-Volatile Memories/6.1, 2002 IEEE International Solid-State Circuits Conference, Digest of Technical Papers, pp. 100-101 (2002).
“Ovonic Unified Memory—A High-Performance Nonvolatile Memory Technology for Stand-Alone Memory and Embedded Applications,” Gill et al., ISSCC 2002/Session 12/TD Digital Directions/12.4, 2002 IEEE International Solid-State Circuits Conference, Digest of Technical Papers, pp. 202-203 (2002).
“0.13 μm Metal-Oxide-Nitride-Oxide-Semiconductor Single Transistor Memory Cell with Separated Source Line,” Fujiwara et al., Jpn. J. Appl. Phys. vol. 39, pp. 417-423, Part 1, No. 2A (Feb. 2000).
“Three-Dimensional Memory Array and Method of Fabrication,” U.S. Appl. No. 09/560,626, filed Apr. 28, 2000, inventor: N. Johan Knall.
“Digital Memory Method and System for Storing Multiple-Bit Digital Data,” U.S. Appl. No. 09/932,701, filed Aug. 17, 2001, inventors: Michael A. Vyvoda and N. Johan Knall.
“Memory Device and Method for Reliably Reading Multi-Bit Data from a Write-Many Memory Cell,” U.S. Appl. No. 10/144,451, filed May 9, 2002, inventor: Bendik Kleveland.
Friedman David R.
Tringali J. James
Ellis Kevin L.
Matrix Semiconductor Inc.
LandOfFree
Write-many memory device and method for limiting a number of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Write-many memory device and method for limiting a number of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Write-many memory device and method for limiting a number of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3708481