Write driver circuit for memory array

Details Write driver circuit for memory array Write driver circuit for memory array

2006-08-01

2006-08-01

Mai, Son (Department: 2827)

Static information storage and retrieval

Read/write circuit

Including signal clamping

C365S189011, C365S190000

Reexamination Certificate

active

07085173

ABSTRACT:
Embodiments of the invention include a circuit for interfacing local bitlines to a global bitline. The circuit includes an interface line coupled to a local bitline through a local bitline device. A global output device has an input coupled to the interface line and an output coupled to the global bitline. A clamping device is coupled to the interface line, the clamping device coupling the interface line to ground in response to a data in signal. A memory having the circuit is also disclosed.

REFERENCES:
patent: 5570319 (1996-10-01), Santoro et al.
patent: 5659512 (1997-08-01), Koyanagi et al.
patent: 5668761 (1997-09-01), Muhich et al.
patent: 5675529 (1997-10-01), Poole
patent: 5734613 (1998-03-01), Gibson
patent: 5850367 (1998-12-01), Wada et al.
patent: 5986914 (1999-11-01), McClure
patent: 6088276 (2000-07-01), Ukita
patent: 6288969 (2001-09-01), Gibbins et al.
patent: 6426905 (2002-07-01), Dennard et al.
patent: 6657886 (2003-12-01), Adams et al.
patent: 6665209 (2003-12-01), Osada et al.
patent: 6888770 (2005-05-01), Ikehashi
patent: 6901003 (2005-05-01), Adams et al.
patent: 2004/0027885 (2004-02-01), Buettner et al.

Affiliated with

Also associated with

Rating

Write driver circuit for memory array does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Write driver circuit for memory array, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Write driver circuit for memory array will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3631528