Electrical computers and digital processing systems: memory – Storage accessing and control – Control technique
Patent
1995-12-29
1998-09-22
Chan, Eddie P.
Electrical computers and digital processing systems: memory
Storage accessing and control
Control technique
395311, 395875, 711108, G06F 1202
Patent
active
058130403
ABSTRACT:
A write controller for a signal switch with a linearly searchable memory eliminates the need to maintain an ordered list of free addresses. The write controller utilizes a hardware encoded bit map and search logic to search linearly for memory locations that do not contain valid data and can therefore be written to. The search stops at the first memory location where the bit map tag indicates that the memory location is available, and then the write control logic unit associated with that memory location sends a kill signal that tells downstream write control logic units associated with other memory locations to deactivate. The write controller writes the data into the selected memory location and flips the status bit of that location to indicate that the memory location is no longer available for writing. The write controller then releases the restraining kill signal, allowing the next available memory location in line to receive data during the next clock cycle. The status bit for the memory location that was just written to continues to indicate that the memory location is not available for writing to until either the data is read out of the memory location or the system is reset. The memory location can during this time be read, but not written to. When a read of the location subsequently occurs in response to a read signal, the internal status bit is then flipped again so that the memory location will again be available to receive data.
REFERENCES:
patent: 4603416 (1986-07-01), Servel et al.
patent: 4754451 (1988-06-01), Eng et al.
patent: 4760570 (1988-07-01), Acampora et al.
patent: 4829475 (1989-05-01), Ward et al.
patent: 4862412 (1989-08-01), Fried et al.
patent: 5268896 (1993-12-01), Pauwels
patent: 5301055 (1994-04-01), Bagchi et al.
patent: 5345229 (1994-09-01), Olnowich et al.
patent: 5367520 (1994-11-01), Cordell
patent: 5404537 (1995-04-01), Olnowich et al.
patent: 5406554 (1995-04-01), Parry
patent: 5471468 (1995-11-01), Sandin et al.
patent: 5506809 (1996-04-01), Csoppenszky et al.
patent: 5511070 (1996-04-01), Lyles
patent: 5513134 (1996-04-01), Cooperman et al.
patent: 5517495 (1996-05-01), Lund et al.
patent: 5519698 (1996-05-01), Lyles et al.
patent: 5546391 (1996-08-01), Hochschild et al.
patent: 5574875 (1996-11-01), Stansfield et al.
patent: 5577035 (1996-11-01), Hayter et al.
patent: 5583861 (1996-12-01), Holden
patent: 5590123 (1996-12-01), Lyles et al.
patent: 5612951 (1997-03-01), Yu et al.
patent: 5636210 (1997-06-01), Agrawal
Schultz et al. "CAM-based Single-Chip Shared Buffer ATM Switch," International Communications Conference 1994.
Mead et al. "Introduction to VLSI Systems," Addison-Wesley, 1980, pp. 22-23, 150-151.
Weste et al. "Principles of CMOS VLSI Design,"Addison-Wesley, 1985, pp. 322-326.
Milliman J. "Microelectronics Digital and Analog Circuits and Systems," McGraw-Hill, 1979, pp. 192-193.
Schultz et al. "Fully-Parrallel Multi-Megabit Integrated CAM/RAM Design," 1994 IEEE.
Anderson Floyd E.
Chan Eddie P.
Portka Gary J.
Suchyta Leonard C.
LandOfFree
Write controller for a CAM-based switch with lineraly searchable does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Write controller for a CAM-based switch with lineraly searchable, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Write controller for a CAM-based switch with lineraly searchable will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1635475