Electrical computers and digital processing systems: memory – Storage accessing and control – Control technique
Reexamination Certificate
1999-10-01
2002-12-17
Kim, Matthew (Department: 2186)
Electrical computers and digital processing systems: memory
Storage accessing and control
Control technique
C711S143000, C711S144000, C711S145000, C711S209000
Reexamination Certificate
active
06496905
ABSTRACT:
BACKGROUND OF THE INVENTION
This invention relates in general to memory writing and, more specifically, to an apparatus and methods for allowing burst writes to memory.
Performance of computer systems is heavily dependent upon memory architecture. Processors which are clocked at ever increasing frequencies suffer from bottlenecks when data is passed to dynamic random access memory (DRAM) which is external to the processor. Today, microprocessors are being clocked at frequencies upward of one gigahertz while DRAM memory is commonly clocked at frequencies less than two hundred megahertz. Memory is still evolving to operate at faster frequencies, but still memory lags behind the frequencies of microprocessors.
Because the external memory operates at a frequency much lower than the frequency of the processor, the processor occasionally must wait for a write operation to complete before issuing new instructions. For example, a number of writes to external memory could stall the processor if the processor operates at a frequency of one gigahertz and the memory runs at two hundred megahertz because five write operations can be issued by the processor for each memory cycle. As those skilled in the art appreciate, stalling the processor is undesirable.
Memory is written in discrete data packets. Each data packet is preceded by an address for that data packet. For each write to memory, a number of processor clock cycles are required to write each data packet. For example, in order to write four words of data, the sequence includes writing the following to the memory bus: a first address, a first word, a second address, a second word, a third address, a third word, a fourth address and a fourth word. The address cycle can take three processor clock cycles while the data cycle can take only one cycle. Transferring the above four words takes a total of sixteen clock cycles.
To increase memory bandwidth, different varieties of memory have been developed. These variants include page mode DRAM, synchronous DRAM and double data rate DRAM. These new memory variants allow bursting data to them in a way which increases data bandwidth to the memory. Bursting involves writing the address to memory once and following the address with a number of data packets. For example, to write a block of four words of data, the sequence includes writing a single address followed by the four words in succession to the memory bus. This approach presumes the block of four words are related to a single address, for example, the four words could be in adjacent memory locations. Using the same timing as the non-burst example in the preceding paragraph, the four words are transferred in seven clock cycles.
Although bursting can improve the bandwidth to memory, processing systems under-utilize this feature. A large proportion of writes to memory are single words. These single words cannot take advantage of the bursting feature in memory. Accordingly, techniques and hardware for better utilizing the burst mode of memory are desired.
SUMMARY OF THE INVENTION
According to the invention, disclosed are an apparatus and methods for buffering write operations. In one embodiment, a processing system is disclosed which bursts data to a bus. The processing system includes a memory cache, a write buffer unit, and a control unit. The memory cache produces an address and data. Included in the write buffer unit are a plurality of data locations coupled to the memory cache. The control unit directs the first data to any of the plurality of data locations.
In another embodiment, a method for optimizing storage in a write buffer unit is disclosed. First data and a first address are received. The first data is stored in the write buffer unit. Second data and a second address are also received. A determination is made whether the second address and the first address correspond to the same data block. The second data is stored in the write buffer unit.
In yet another embodiment, a method for storing data in a write buffer unit and dispensing those data to a bus is disclosed. In a first step, a plurality of data and a plurality of addresses respectively associated therewith are received. The plurality of data is arranged in the write buffer unit according to the plurality of addresses respectively associated therewith. A data block associated with a block address is burst to the bus.
REFERENCES:
patent: 5488709 (1996-01-01), Chan
patent: 5530965 (1996-06-01), Kawasaki et al.
patent: 5561780 (1996-10-01), Glew et al.
patent: 5608881 (1997-03-01), Masamura et al.
patent: 5657273 (1997-08-01), Ayukawa et al.
patent: 5682545 (1997-10-01), Kawasaki et al.
patent: 5751621 (1998-05-01), Arakawa
patent: 5774701 (1998-06-01), Matsui et al.
patent: 5778237 (1998-07-01), Yamamoto et al.
patent: 5796978 (1998-08-01), Yoshioka et al.
patent: 5832248 (1998-11-01), Kishi et al.
patent: 5835963 (1998-11-01), Yoshioka et al.
patent: 5848247 (1998-12-01), Matsui et al.
patent: 5860112 (1999-01-01), Langendorf et al.
patent: 5860127 (1999-01-01), Shimazaki et al.
patent: 5867726 (1999-02-01), Ohsuga et al.
patent: 5884092 (1999-03-01), Kiuchi et al.
patent: 5892978 (1999-04-01), Munguia et al.
patent: 5918045 (1999-06-01), Nishii et al.
patent: 5930523 (1999-07-01), Kawasaki et al.
patent: 5930833 (1999-07-01), Yoshioka et al.
patent: 6014728 (2000-01-01), Baror
patent: 6023757 (2000-02-01), Nishimoto et al.
patent: 6038582 (2000-03-01), Arakawa et al.
patent: 6070234 (2000-05-01), Shimazaki et al.
patent: 6170040 (2001-01-01), Lee et al.
patent: 6279077 (2001-08-01), Nasserbakht et al.
patent: 8320796 (1996-12-01), None
patent: 8329687 (1996-12-01), None
patent: 9212358 (1997-08-01), None
patent: 9311786 (1997-12-01), None
patent: 10106269 (1998-04-01), None
patent: 10124484 (1998-05-01), None
patent: 10177520 (1998-06-01), None
patent: 9702738-7 (1997-07-01), None
patent: WO98/13759 (1998-04-01), None
Chopra Rajesh
Tsong Jun-Wen
Wang Hsuan-Wen
Yoshioka Shin-ichi
Elmore Stephen
Hitachi , Ltd.
Kim Matthew
Townsend and Townsend / and Crew LLP
LandOfFree
Write buffer with burst capability does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Write buffer with burst capability, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Write buffer with burst capability will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2924006