Electrical computers and digital processing systems: memory – Storage accessing and control – Control technique
Reexamination Certificate
2011-01-11
2011-01-11
Shah, Sanjiv (Department: 2185)
Electrical computers and digital processing systems: memory
Storage accessing and control
Control technique
C711S154000, C711S156000
Reexamination Certificate
active
07870350
ABSTRACT:
A write buffer for read-write interlocks improves memory access performance by minimizing the latency needed to avoid a read-after-write hazard when a read follows a write to the same memory location. Rather than waiting until a write has been stored in the memory location, the write buffer provides an acknowledgement signal before the data has been stored in memory in order for a subsequent read of the memory location to proceed. The write buffer merges the data to be written with any data that is stored in memory for the read request to return the current data for the read request.
REFERENCES:
patent: 4757439 (1988-07-01), Stinson et al.
patent: 5471591 (1995-11-01), Edmondson et al.
patent: 5590352 (1996-12-01), Zuraski et al.
patent: 5737629 (1998-04-01), Zuraski et al.
patent: 5751981 (1998-05-01), Witt et al.
patent: 5867682 (1999-02-01), Witt et al.
patent: 6483516 (2002-11-01), Tischler
patent: 6604190 (2003-08-01), Tran
patent: 6993630 (2006-01-01), Williams et al.
patent: 2006/0184742 (2006-08-01), Clark et al.
Hierarchical Execution to Speed Up Pipeline Interlock in Mainframe Computers, Yooichi Shintani et al, IEEE Transactions on Computers, May 1996, vol. 45, No. 5, p. 589-599.
Eliminating Interlocks in Deeply Pipelined Processors by Delay Enforced Multistreaming; McMcrackin, Daniel C.; IEEE Transactions on Computers; Oct. 1991, vol. 40, No. 10, p. 1125-1132.
Architectural Tradeoffs in the Design of MIPS-X; Chow et al.; Proceedings of the 14th annual International Symposium on Computer Architecture; ACM; 1987; p. 300-308.
O'Connor James Michael
Yu Shu-Yi
Chappell Daniel
Nvidia Corporation
Patterson & Sheridan LLP
Shah Sanjiv
LandOfFree
Write buffer for read-write interlocks does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Write buffer for read-write interlocks, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Write buffer for read-write interlocks will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2666514