Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
2006-02-14
2006-02-14
McLean-Mayo, Kimberly (Department: 2187)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
C711S140000, C711S135000, C711S137000, C712S226000, C712S207000
Reexamination Certificate
active
07000081
ABSTRACT:
A microprocessor apparatus is provided that enables write back and invalidation of a block of cache lines from memory. The apparatus includes translation logic and execution logic. The translation logic translates a block write back and invalidate instruction into a micro instruction sequence that directs a microprocessor to write back and invalidate a block of cache lines from cache to memory, where the number of cache lines in the block has been previously entered in a register in the microprocessor by a preceding micro instruction. The execution logic is coupled to the translation logic. The execution logic receives the micro instruction sequence, and issues transactions over a memory bus that writes back data corresponding to each of the cache lines within the block.
REFERENCES:
patent: 5377345 (1994-12-01), Chang et al.
patent: 5524233 (1996-06-01), Milburn et al.
patent: 5526508 (1996-06-01), Park et al.
patent: 5822778 (1998-10-01), Dutton et al.
patent: 5845325 (1998-12-01), Loo et al.
patent: 5893155 (1999-04-01), Cheriton
patent: 6408363 (2002-06-01), Lesartre et al.
patent: 2004/0059872 (2004-03-01), Genduso et al.
patent: 2004/0215896 (2004-10-01), McCalpin
patent: 0947919 (1999-10-01), None
Huffman James W.
Huffman Richard K.
IP-First LLC
McLean-Mayo Kimberly
LandOfFree
Write back and invalidate mechanism for multiple cache lines does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Write back and invalidate mechanism for multiple cache lines, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Write back and invalidate mechanism for multiple cache lines will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3692274