Wordline activation delay monitor using sample wordline located

Details Wordline activation delay monitor using sample wordline located Wordline activation delay monitor using sample wordline located

1999-01-05

2000-09-05

Mai, Son

Static information storage and retrieval

Read/write circuit

Differential sensing

365200, 365 63, 327293, 327297, G11C 702

Patent

active

061153109

ABSTRACT:
A wordline activation delay monitor circuit is disclosed herein which includes a sample wordline located within a data-storing array of a memory, wherein the sample wordline is selected or activated by circuitry having substantially the same structure or location within the memory as circuitry which selects or activates wordlines of the data-storing array. A circuit is disclosed which determines a wordline activation delay for a first subarray group within the memory by activating a sample wordline which is located within a data-storing array of a second subarray group. Corresponding methods are also disclosed.

REFERENCES:
patent: 4687951 (1987-08-01), McElroy
patent: 4839860 (1989-06-01), Shinoda et al.
patent: 4922128 (1990-05-01), Dhong et al.
patent: 5010524 (1991-04-01), Fifield et al.
patent: 5031153 (1991-07-01), Suyama
patent: 5124951 (1992-06-01), Slemmer et al.
patent: 5282267 (1994-01-01), Woo, Jr. et al.
patent: 5579266 (1996-11-01), Tahara
patent: 5592428 (1997-01-01), Harrand et al.
patent: 5652729 (1997-07-01), Iwata et al.
patent: 5654918 (1997-08-01), Hammick
patent: 5691946 (1997-11-01), DeBrosse et al.
patent: 5796284 (1998-08-01), Clemen et al.
W. Cordaro, et al., "Sense Latch Triggering Circuit", IBM Technical Disclosure Bulletin, vol. 26, No. 10B, Mar. 1984.
"Fast DRAM Sensing With Sense Amplifiers Synchronous to Bitline Delays", IBM Technical Disclosure Bulletin, vol. 29, No. 10, Mar. 1987.
Kirihata, et al., "A 14-ns 4-Mb CMOS DRAM with 300-mW Active Power", IEEE Journal of Solid-State Circuits, vol. 27, No. 9, Sep. 1992.
C-C. Lu, et al., "A 22-ns 1-Mbit CMOS High-Speed DRAM with Address Multiplexing", IEEE Journal of Solid-State Circuits, vol. 24, No. 5, Oct. 1989.

Affiliated with

Also associated with

Rating

Wordline activation delay monitor using sample wordline located does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Wordline activation delay monitor using sample wordline located , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Wordline activation delay monitor using sample wordline located will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2219507