Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2011-05-03
2011-05-03
Brewster, William M (Department: 2823)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S669000, C438S468000, C438S957000, C438S761000, C257S774000, C257S208000, C257S773000
Reexamination Certificate
active
07935630
ABSTRACT:
A designing method of a semiconductor device having a first wire and a second wire with a plurality of vias includes determining a first life time change rate of the semiconductor device in response to a change in a number of via column, a second life time change rate of the semiconductor device in response to a change in a number of via row, reducing the number of via column according to a ratio based on the first life time change and the second life time change; and increasing the number of via row at least one.
REFERENCES:
patent: 6989597 (2006-01-01), Fujino et al.
patent: 2006/0163737 (2006-07-01), Goller et al.
patent: 1856877 (2006-11-01), None
patent: 3-42856 (1991-02-01), None
patent: 2004-158846 (2004-06-01), None
Chinese Office Action dated Dec. 6, 2010, issued in corresponding Chinese Patent Application No. 200910179459.1.
Baptiste Wilner Jean
Brewster William M
Fujitsu Semiconductor Limited
Westerman Hattori Daniels & Adrian LLP
LandOfFree
Wiring structure and wiring designing method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Wiring structure and wiring designing method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Wiring structure and wiring designing method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2680047