Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2005-09-27
2005-09-27
Whitmore, Stacy A. (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000
Reexamination Certificate
active
06951007
ABSTRACT:
An apparatus executes wire layout design in an integrated circuit. The apparatus includes a logic cell arrangement information acquisition unit which acquires information concerning a logic cell arrangement on a chip, a wire-grouping unit which estimates wires between logic cell terminals based on the acquired information and groups the estimated wires into each wire layer region, a via setting unit which sets via wire for pulling a logic cell terminal up to a wire layer region, a wire information extraction unit which extracts wire information for each of the wire groups and a routing execution unit which executes routing between the logic cell terminals for each of the wire layer regions based on the extracted information. A method for executing wire layout design in an integrated circuit includes acquiring information concerning a logic cell arrangement on a chip, executing wire-grouping, setting via wire for pulling a logic cell terminal up to a wire layer region, extracting wire information for each of the wire groups, and executing routing between the logic cell terminals for each of the wire layer regions based on the extracted information. The wire-grouping contains estimating wires between logic cell terminals based on the acquired information concerning the logic cell arrangement and dividing the estimated wires into each group of a wire layer region.
REFERENCES:
patent: 5140402 (1992-08-01), Murakata
patent: 5361214 (1994-11-01), Aoki
patent: 5442236 (1995-08-01), Fukazawa
patent: 5926397 (1999-07-01), Yamanouchi
patent: 2001/0000427 (2001-04-01), Miller et al.
patent: 8236633 (1996-09-01), None
patent: 9-129738 (1997-05-01), None
patent: 9-181184 (1997-07-01), None
patent: 9181184 (1997-11-01), None
Kabushiki Kaisha Toshiba
Lin Sun James
Oblon & Spivak, McClelland, Maier & Neustadt P.C.
Whitmore Stacy A.
LandOfFree
Wire layout design apparatus and method for integrated circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Wire layout design apparatus and method for integrated circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Wire layout design apparatus and method for integrated circuits will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3371430