Windowing circuit for aligning data and clock signals

Details Windowing circuit for aligning data and clock signals Windowing circuit for aligning data and clock signals

2005-03-08

2005-03-08

Wamsley, Patrick (Department: 2819)

Electronic digital logic circuitry

Multifunctional or programmable

Sequential or with flip-flop

C331S00100A, C375S376000

Reexamination Certificate

active

06864715

ABSTRACT:
Described are circuits and methods for aligning data and clock signals. Circuits in accordance with some embodiments separate incoming data into three differently timed data signals: an early signal, an intermediate signal, and a late signal. The timing of the three data signals can be collectively moved with respect to the clock signal. In addition, the temporal spacing between the three signals can be adjusted so that the early and late signals define a window encompassing the intermediate signal. The three signals are aligned with respect to the clock edge to center the intermediate data signal on the clock edge. The early and late signals can be monitored to identify changes in the relative timing of the clock and data signals. Some embodiments automatically alter the timing of the data and/or clock signals to keep the intermediate data signal centered on the clock edge.

REFERENCES:
patent: 3705358 (1972-12-01), Bauman et al.
patent: 5579352 (1996-11-01), Llewellyn
patent: 5636254 (1997-06-01), Hase et al.
patent: 5724007 (1998-03-01), Mar
patent: 5764714 (1998-06-01), Stansell et al.
patent: 5886582 (1999-03-01), Stansell
patent: 6167526 (2000-12-01), Carlson
patent: 6177842 (2001-01-01), Ahn et al.
patent: 6239611 (2001-05-01), Matera
patent: 6525520 (2003-02-01), Davidsson et al.
patent: 6671652 (2003-12-01), Watson et al.
patent: 6734703 (2004-05-01), Alfke et al.
patent: 6765444 (2004-07-01), Wang et al.
patent: 6798241 (2004-09-01), Bauer et al.
Nick Sawyer, “High Speed Data Serialization and Deserialization (840 Mb/s LVDS),” XAPP265, (1.3), Jun. 19, 2002, available from Xilinx, Inc., 2100 Logic Drive, San Jose, CA., 95124.
Brian Von Herzen, Ph.D. & Jon Brunetti, “Multi-Channel 622 MB/s LVDS Data Transfer for Virtex-E Devices,” XAPP233, (v1.2), Jan. 6, 2001, available from Xilinx, Inc., 2100 Logic Drive, San Jose, CA., 95124.

Affiliated with

Also associated with

Rating

Windowing circuit for aligning data and clock signals does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Windowing circuit for aligning data and clock signals, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Windowing circuit for aligning data and clock signals will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3386022