Static information storage and retrieval – Read/write circuit – Differential sensing
Reexamination Certificate
2007-03-22
2008-12-30
Dinh, Son (Department: 2824)
Static information storage and retrieval
Read/write circuit
Differential sensing
C365S206000, C365S107000
Reexamination Certificate
active
07471581
ABSTRACT:
A high speed voltage mode sensing is provided for a digital multibit non-volatile memory integrated system. An embodiment has a local source follower stage followed by a high speed common source stage. Another embodiment has a local source follower stage followed by a high speed source follower stage. Another embodiment has a common source stage followed by a source follower. An auto zeroing scheme is used. A capacitor sensing scheme is used. Multilevel parallel operation is described.
REFERENCES:
patent: 4054864 (1977-10-01), Audaire et al.
patent: 4181980 (1980-01-01), McCoy
patent: 4415992 (1983-11-01), Adlhoch
patent: 4448400 (1984-05-01), Harari
patent: 4612629 (1986-09-01), Harari
patent: 4622656 (1986-11-01), Kamiya et al.
patent: 4627027 (1986-12-01), Rai et al.
patent: 4667217 (1987-05-01), Janning
patent: 4771404 (1988-09-01), Mano et al.
patent: 4794565 (1988-12-01), Wu et al.
patent: 4890259 (1989-12-01), Simko
patent: 4989179 (1991-01-01), Simko
patent: 5029130 (1991-07-01), Yeh
patent: 5042009 (1991-08-01), Kazerounian et al.
patent: 5043940 (1991-08-01), Harari
patent: 5119330 (1992-06-01), Tanagawa
patent: 5150327 (1992-09-01), Matsushima et al.
patent: 5172338 (1992-12-01), Mehrotra et al.
patent: 5198380 (1993-03-01), Harari
patent: 5218569 (1993-06-01), Banks
patent: 5218571 (1993-06-01), Norris
patent: 5220531 (1993-06-01), Blyth et al.
patent: 5222047 (1993-06-01), Matsuda et al.
patent: 5241494 (1993-08-01), Blyth et al.
patent: 5243239 (1993-09-01), Khan et al.
patent: 5258759 (1993-11-01), Cauwenberghs et al.
patent: 5258949 (1993-11-01), Chang et al.
patent: 5268870 (1993-12-01), Harari
patent: 5283761 (1994-02-01), Gillingham
patent: 5293560 (1994-03-01), Harari
patent: 5294819 (1994-03-01), Simko
patent: 5297096 (1994-03-01), Terada et al.
patent: 5305273 (1994-04-01), Jinbo
patent: 5313421 (1994-05-01), Guterman et al.
patent: 5336936 (1994-08-01), Allen et al.
patent: 5352934 (1994-10-01), Khan
patent: 5357476 (1994-10-01), Kuo et al.
patent: 5365486 (1994-11-01), Schreck
patent: 5371031 (1994-12-01), Gill et al.
patent: 5388064 (1995-02-01), Khan
patent: 5394362 (1995-02-01), Banks
patent: 5412601 (1995-05-01), Sawada et al.
patent: 5422842 (1995-06-01), Cernea et al.
patent: 5440505 (1995-08-01), Fazio et al.
patent: 5440518 (1995-08-01), Hazani
patent: 5475634 (1995-12-01), Wang et al.
patent: 5477499 (1995-12-01), Van Buskirk et al.
patent: 5479170 (1995-12-01), Cauwenberghs et al.
patent: 5485422 (1996-01-01), Bauer et al.
patent: 5487033 (1996-01-01), Keeney et al.
patent: 5508958 (1996-04-01), Fazio et al.
patent: 5511020 (1996-04-01), Hu et al.
patent: 5521865 (1996-05-01), Ohuchi et al.
patent: 5521878 (1996-05-01), Ohtani et al.
patent: 5523972 (1996-06-01), Rashid et al.
patent: 5539688 (1996-07-01), Yiu et al.
patent: 5539690 (1996-07-01), Talreja et al.
patent: 5546341 (1996-08-01), Suh et al.
patent: 5555519 (1996-09-01), Takashima et al.
patent: 5566111 (1996-10-01), Choi
patent: 5566125 (1996-10-01), Fazio et al.
patent: 5570319 (1996-10-01), Santoro et al.
patent: 5590076 (1996-12-01), Haddad et al.
patent: 5592415 (1997-01-01), Kato et al.
patent: 5615159 (1997-03-01), Roohparvar
patent: 5615163 (1997-03-01), Sakui et al.
patent: 5627784 (1997-05-01), Roohparvar
patent: 5629890 (1997-05-01), Engh
patent: 5633822 (1997-05-01), Campardo et al.
patent: 5652450 (1997-07-01), Hirano
patent: 5657332 (1997-08-01), Auclair et al.
patent: 5663923 (1997-09-01), Baltar et al.
patent: 5671176 (1997-09-01), Jang et al.
patent: 5677885 (1997-10-01), Roohparvar
patent: 5687114 (1997-11-01), Khan
patent: 5694356 (1997-12-01), Wong et al.
patent: 5708620 (1998-01-01), Jeong
patent: 5712815 (1998-01-01), Bill et al.
patent: 5729492 (1998-03-01), Campardo
patent: 5761109 (1998-06-01), Takashima et al.
patent: 5761117 (1998-06-01), Uchino et al.
patent: 5764586 (1998-06-01), Vanco et al.
patent: 5773997 (1998-06-01), Stiegler
patent: 5774395 (1998-06-01), Richart et al.
patent: 5801989 (1998-09-01), Lee et al.
patent: 5818759 (1998-10-01), Kobayashi
patent: 5835411 (1998-11-01), Briner
patent: 5847994 (1998-12-01), Motoshima et al.
patent: 5896340 (1999-04-01), Wong et al.
patent: 5936906 (1999-08-01), Tsen
patent: 5969987 (1999-10-01), Blyth et al.
patent: 5973956 (1999-10-01), Blyth et al.
patent: 6002614 (1999-12-01), Tran et al.
patent: 6345000 (2002-02-01), Wong et al.
patent: 0 580 467 (1998-09-01), None
patent: 10-214494 (1998-08-01), None
patent: WO 90/12400 (1990-10-01), None
patent: WO 95/20224 (1995-07-01), None
patent: WO 96/04658 (1996-02-01), None
patent: WO 97/13250 (1997-04-01), None
patent: WO 98/08337 (1998-02-01), None
“Japanese develop nondestructive analog semiconductor memory,”Electronics,Jul. 11, 1974, pp. 29-30.
Heald et al., “Multilevel Random-Access Memory Using One Transistor Per Cell,”IEEE J. Solid-State Circuits(1976) SC-11:519-528.
Alberts et al, “Multi-Bit Storage FET EAROM Cell,”IBM Tech. Disclosure Bulletin(1981) 24:3311-3314.
Eitan et al., “Hot-Electron Injection into the Oxide in n-Channel MOS Devices,”IEEE Transactions on Electron Devices(1981) ED-28:328-340.
Kamiya et al., “EPROM Cell with High Gate Injection Efficiency,”IEDM82 (1982) pp. 741-744.
Tam et al., “Lucky-Electron Model of Channel Hot-Electron Injection in MOSFET's,”IEEE Transactions on Electron Devices(1984) ED-31:1116-1125.
Baglee et al., “The Effects of Write/Erase Cycling on Data Loss in EEPROMs,”IEDM,Dec. 1-4, 1985, pp. 624-626.
Bleiker et al., “A Four-State EEPROM Using Floating-Gate Memory Cells,”IEEE J. Solid-State Circuits(1987) SC-22:357-360.
Verma et al., “Reliability Performance of ETOX Based Flash Memories,”1988 IEEE International Reliability Physics Symposium,Apr. 11-13, 1988, pp. 158-166.
Naruke et al., “Stress Induced Leakage Current Limiting to Scale Down EEPROM Tunnel Oxide Thickness,”IEDM,Dec. 11-14, 1988, pp. 424-427.
Horiguchi et al., “An Experimental Large-Capacity Semiconductor File Memory Using 16-Levels/Cell Storage,”IEEE J. Solid-State Circuits(1988) 23:27-33.
Furuyama et al., “An experimental 2-bit/cell storage DRAM for macro cell or memory-on-logic application,”IEEE 1988 Custom Integrated Circuits Conference,pp. 4.4.1-4.4.4.
Kirisawa et al., “A NAND Structured Cell with a New Programming Technology for Highly Reliable 5V-only Flash EEPROM,”1990 Symposium on VLSI Technology,Jun. 4-7, 1990, pp. 129-130.
Blyth et al., “A Non-Volatile Analog Storage Device Using EEPROM Technology,”1991 IEEE International Solid-State Circuits Conference,pp. 192-193 & 315.
Goodenough, “IC Holds 16 Seconds of Audio Without Power,”Electronic Design,Jan. 31, 1991, pp. 39-44.
Onoda et al., “A Novel Cell Structure Suitable for a 3 Volt Operation, Sector Erase Flash Memory,”IEDM,Dec. 13-16, 1992, pp. 599-602.
Bergemont et al., “NOR Virtual Ground (NVG)—A New Scaling Concept for Very High Density Flash EEPROM and Is Implementation in a 0.5αm Process,”IEDM,Dec. 3-8, 1993, pp. 15-18.
Ong et al., “Erratic Erase in ETOX Flash Memory Array,”1993 VLSI Symposium on Technology,May 17-19, 1993, pp. 83-84.
Kobayashi et al., “Memory Array Architecture and Decoding Scheme for 3 V Only Sector Erasable Dinor Flash Memory,”IEEE J. Solid-State Circuits(1994) 29:454-460.
Kato et al., “Read-Disturb Degradation Mechanism due to Electron Trapping in the Tunnel Oxide for Low-Voltage Flash Memories,”IEDM,Dec. 11-14, 1994, pp. 45-48.
Peng et al., “Flash EPROM Endurance Simulation Using Physics-Based Models,”IEDM,Dec. 11-14, 1994, pp. 295-298.
Cappelletti et al., “Failure Mechanisms of Flash Cell in Program/Erase Cycling,”IEDM,Dec. 11-14, 1994, pp. 291-294.
Ria Au et al., “Neuron-MOS Multiple-Valued Memory Technology for Intelligent Data Processing,”1994 IEEE International Solid-State Circuits Conference,pp. 270-271 & 351.
Kim et al.,
Khan Sakhawat M.
Tran Hieu Van
Dinh Son
DLA Piper (LLP) US
Silicon Storage Technology, Inc.
LandOfFree
Wide dynamic range and high speed voltage mode sensing for a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Wide dynamic range and high speed voltage mode sensing for a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Wide dynamic range and high speed voltage mode sensing for a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4037550