Wide databus architecture

Details Wide databus architecture Wide databus architecture

1994-04-11

1998-04-21

Yoo, Do Hyun

Static information storage and retrieval

Read/write circuit

Plural use of terminal

365149, 365207, G11C 700

Patent

active

057425442

ABSTRACT:
A dynamic random access memory (DRAM) having pairs of bitlines, each pair being connected to a first bit line sense amplifier, wordlines crossing the bitline pairs forming an array, charge storage cells connected to the bitlines, each having an enable input connected to a wordline, the bit line sense amplifiers being connected in a two dimensional array, pairs of primary databuses being connected through first access transistors to plural corresponding bit line sense amplifiers in each row of the array, apparatus for enabling columns of the first access transistors, databus sense amplifiers each connected to a corresponding data bus pair, a secondary databus, the secondary databus being connected through second access transistors to the databus sense amplifiers, and apparatus for enabling the second access transistors, whereby each the primary databus pair may be shared by plural sense amplifiers in a corresponding row of the array and the secondary databus may be shared by plural primary databus pairs.

REFERENCES:
patent: 4208730 (1980-06-01), Dingwell et al.
patent: 4558435 (1985-12-01), Hsieh
patent: 4926382 (1990-05-01), Sakui et al.
patent: 5258957 (1993-11-01), Seta et al.
patent: 5280450 (1994-01-01), Nakagome et al.
patent: 5353255 (1994-10-01), Komuro

Affiliated with

Also associated with

Rating

Wide databus architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Wide databus architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Wide databus architecture will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2065076