Data processing: measuring – calibrating – or testing – Measurement system – Performance or efficiency evaluation
Reexamination Certificate
2008-03-04
2008-03-04
Raymond, Edward (Department: 2857)
Data processing: measuring, calibrating, or testing
Measurement system
Performance or efficiency evaluation
C714S025000
Reexamination Certificate
active
11565106
ABSTRACT:
A weighted event counting system and method for processor performance measurements provides low latency and low error performance measurement capability. A weighted performance counter accumulates a performance count according to a plurality of event signals provided from functional units in the processor. Differing weights are applied to the event signals in according to the correlation between each event with processor performance. The weights may be provided from programmable registers, so that the weights can be adjusted under program control. The event signals may be combined to reduce the bit-width of the set of event signal, with mutually-exclusive events merged in single fields of the combinatorial result and events having the same weights merged according to a sub-total. The weights are applied to the combinatorial result and used to update a performance count. The performance count can then be used by power management software or hardware to make adjustments in operating parameters of the processor.
REFERENCES:
patent: 5557548 (1996-09-01), Gover et al.
patent: 5657253 (1997-08-01), Dreyer et al.
patent: 5796637 (1998-08-01), Glew et al.
patent: 6112318 (2000-08-01), Jouppi et al.
patent: 6233531 (2001-05-01), Klassen et al.
patent: 6275782 (2001-08-01), Mann
patent: 6351724 (2002-02-01), Klassen et al.
patent: 6546359 (2003-04-01), Week
patent: 6676777 (2004-01-01), Rao et al.
patent: 6792392 (2004-09-01), Knight
patent: 2002/0073255 (2002-06-01), Davidson et al.
patent: 2004/0216113 (2004-10-01), Armstrong et al.
patent: 2004/0236993 (2004-11-01), Adkisson et al.
patent: 2004/0237003 (2004-11-01), Adkisson et al.
patent: 2005/0021292 (2005-01-01), Vock et al.
patent: 2005/0081101 (2005-04-01), Love et al.
patent: 2005/0155021 (2005-07-01), DeWitt et al.
patent: 2005/0177344 (2005-08-01), Khaleel
patent: 2005/0183065 (2005-08-01), Wolczko et al.
patent: 2005/0283677 (2005-12-01), Adkisson et al.
U.S. Appl. No. 11/538,131, filed Oct. 3, 2006, Ghiasi et al.
May, John M. , “MPX: Software for Multiplexing Hardware Performance Counters”, IPDPS Proceedings 2001.
Ghiasi, et al., “Scheduling for Heterogeneous Processors in Server Systems”, Conf. on Computing Frontiers, pp. 199-210, May 2005.
Kotla, et al., “Scheduling Processor Voltage and Frequency in Server and Cluster Systems”, IPDPS 19thSymposium, Apr. 2005.
Kotla, et al., “Characterizing the Impact of Different Memory Intensity Levels”, 7thAnnual Workshop on Workload Characterization, Oct. 25, 2004.
Floyd Michael S.
Ghiasi Soraya
Keller, Jr. Thomas W.
Rajamani Karthick
Rawson, III Freeman Leigh
Harris Andrew M.
International Business Machines - Corporation
Mitch Harris Atty at Law, LLC
Raymond Edward
Salys Casimer K.
LandOfFree
Weighted event counting system and method for processor... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Weighted event counting system and method for processor..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Weighted event counting system and method for processor... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3918311