Electrical computers and digital processing systems: memory – Storage accessing and control – Specific memory composition
Reexamination Certificate
2006-01-10
2006-01-10
Sparks, Donald (Department: 2187)
Electrical computers and digital processing systems: memory
Storage accessing and control
Specific memory composition
C711S005000, C711S006000, C711S154000, C711S170000, C711S173000, C711S202000, C365S185010, C365S185020, C365S185290, C365S185330
Reexamination Certificate
active
06985992
ABSTRACT:
Methods and apparatus for performing wear leveling in a non-volatile memory system are disclosed. According to one aspect of the present invention, a method for allocating non-volatile memory that is divided into elements includes grouping the elements into a first group, a second group, and a third group. The first group includes erased elements with relatively low wear and the second group includes erased elements with relatively high wear. The method also includes determining when a first element included in the third group is to be replaced by a second element included in the first group. Contents of the first element are copied into the second element obtained from the first group. The contents are then erased from the first element, and the second element is associated with the third group. Associating the second element with the third group includes substantially disassociating the second element from the first group.
REFERENCES:
patent: 5222109 (1993-06-01), Pricer
patent: 5297148 (1994-03-01), Harari et al.
patent: 5388083 (1995-02-01), Assar et al.
patent: 5438573 (1995-08-01), Mangan et al.
patent: 5485595 (1996-01-01), Assar et al.
patent: 5568423 (1996-10-01), Jou et al.
patent: 5568439 (1996-10-01), Harari
patent: 5598370 (1997-01-01), Niijima et al.
patent: 5737742 (1998-04-01), Achiwa et al.
patent: 5832493 (1998-11-01), Marshall et al.
patent: 5835935 (1998-11-01), Estakhri et al.
patent: 5845313 (1998-12-01), Estakhri et al.
patent: 5860082 (1999-01-01), Smith et al.
patent: 5907856 (1999-05-01), Estakhri et al.
patent: 5924113 (1999-07-01), Estakhri et al.
patent: 5930193 (1999-07-01), Achiwa et al.
patent: 5956473 (1999-09-01), Ma et al.
patent: 5963473 (1999-10-01), Norman
patent: 6016275 (2000-01-01), Han
patent: 6081447 (2000-06-01), Lofgren et al.
patent: 6115785 (2000-09-01), Estakhri et al.
patent: 6125435 (2000-09-01), Estakhri et al.
patent: 6226759 (2001-05-01), Miller et al.
patent: 6230233 (2001-05-01), Lofgren et al.
patent: 6260156 (2001-07-01), Garvin et al.
patent: 6426893 (2002-07-01), Conley et al.
patent: 6732221 (2004-05-01), Ban
patent: 62-283496 (1987-12-01), None
patent: 62-283497 (1987-12-01), None
Mei-Ling et al., Dec. 2-4, 1997, IEEE, pp. 177-182.
Li-Pin et al., Google.
Kim, Jesung et al., “A Space-Efficient Flash Translation Layer for Compactflash Systems”, IEEE Transactions on Consumer Electronics, vol. 48, No. 2, May 2002.
Chang Robert C.
Qawami Bahman
Sabet-Sharghi Farshid
Anderson Levine & Lintel
Farrokh Hahem
SanDisk Corporation
Sparks Donald
LandOfFree
Wear-leveling in non-volatile storage systems does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Wear-leveling in non-volatile storage systems, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Wear-leveling in non-volatile storage systems will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3592122