Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having schottky gate
Patent
1998-10-01
2000-12-12
Elms, Richard
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having schottky gate
438182, H01L 21338
Patent
active
061597813
ABSTRACT:
Disclosed is a method of fabricating a semiconductor field effect transistor, wherein the gate has a short foot portion in contact with the semiconductor substrate for a short gate length and consequent low capacitance, and a large amount of metal in a contact portion for low gate resistance. Salicides are formed on the T-gate source on drain contact areas resulting in large, low resistance contact areas.
REFERENCES:
patent: 4599790 (1986-07-01), Kim et al.
patent: 4700462 (1987-10-01), Beaubien et al.
patent: 4849376 (1989-07-01), Balzan et al.
patent: 4889827 (1989-12-01), Willer
patent: 4929567 (1990-05-01), Park et al.
patent: 4975382 (1990-12-01), Takasugi
patent: 5288654 (1994-02-01), Kasai et al.
patent: 5334545 (1994-08-01), Caviglia
patent: 5432126 (1995-07-01), Oikawa
patent: 5496779 (1996-03-01), Lee et al.
patent: 5498560 (1996-03-01), Sharma et al.
patent: 5563079 (1996-10-01), Shin et al.
patent: 5658826 (1997-08-01), Chung
patent: 5688704 (1997-11-01), Liu
patent: 5692560 (1997-12-01), Hattori et al.
patent: 5731239 (1998-03-01), Wong et al.
patent: 5776805 (1998-07-01), Kim
patent: 5817558 (1998-10-01), Wu
IBM Technical Disclosure Bulletin, "Self-Aligned Dummy Gate Sidewall-Spaced MESFET", Dec. 1985, pp. 2767-2768.
IBM Technical Disclosure Bulletin, "Novel Gate Process for 0.1 Micron MOSFETs", Nov. 1993, pp. 455-458.
K. Kurimoto and S. Odanaka, "A T-gate Overlapped LDD Device with High Circuit Performance and High Reliability", IEEE International Electron Devices Meeting 1991, pp. 541-544.
Liu Erzhuang
Pan Yang
Chartered Semiconductor Manufacturing Ltd.
Elms Richard
Pike Rosemary L. S.
Saile Goerge O.
Wilson Christian D.
LandOfFree
Way to fabricate the self-aligned T-shape gate to reduce gate re does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Way to fabricate the self-aligned T-shape gate to reduce gate re, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Way to fabricate the self-aligned T-shape gate to reduce gate re will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-216061