Way prediction structure for predicting the way of a cache in wh

Details Way prediction structure for predicting the way of a cache in wh Way prediction structure for predicting the way of a cache in wh

1997-06-30

1998-12-01

Robertson, David L.

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

711137, G06F 1580

Patent

active

058453237

ABSTRACT:
A way prediction structure is provided which predicts a way of an associative cache in which an access will hit, and causes the data bytes from the predicted way to be conveyed as the output of the cache. The typical tag comparisons to the request address are bypassed for data byte selection, causing the access time of the associative cache to be substantially the access time of the direct-mapped way prediction array within the way prediction structure. Also included in the way prediction structure is a way prediction control unit configured to update the way prediction array when an incorrect way prediction is detected. The clock cycle of a superscalar microprocessor including the way prediction structure with its caches may be increased if the cache access time is limiting the clock cycle. Additionally, the associative cache may be retained in the high frequency superscalar microprocessor (which might otherwise employ a direct-mapped cache for access time reasons). Single clock cycle cache access to an associative data cache is maintained for high frequency operation.

REFERENCES:
patent: 4044338 (1977-08-01), Wolf
patent: 4453212 (1984-06-01), Gaither et al.
patent: 4807115 (1989-02-01), Torng
patent: 4858105 (1989-08-01), Kuriyama et al.
patent: 5226126 (1993-07-01), McFarland et al.
patent: 5226130 (1993-07-01), Favor et al.
patent: 5235697 (1993-08-01), Steely, Jr. et al.
Gwennap, Linley, "Mips R10000 uses decoupled architecture; high-performance . . . " Microprocessor Report, V8, h14, p. 18(4) (from DIALOG.RTM.).
Intel, "Chapter 2: Microprocessor Architecture Overview," pp. 2-1 through 2-4.
Michael Slater, "AMD's K5 Designed to Outrun Pentium," Microprocessor Report, vol. 8, No. 14, Oct. 24, 1994, 7 pages.
Sebastian Rupley and John Clyman, "P6: The Next Step?," PC Magazine, Sep. 12, 1995, 16 pages.
Tom R. Halfhill, "AMD K6 Takes On Intel P6," BYTE, Jan. 1996, 4 pages.
International Search Report for PCT/US 96/17518 dated Jun. 25, 1997.

Affiliated with

Also associated with

Rating

Way prediction structure for predicting the way of a cache in wh does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Way prediction structure for predicting the way of a cache in wh, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Way prediction structure for predicting the way of a cache in wh will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2403718