Electrical computers and digital processing systems: support – Multiple computer communication using cryptography – Particular communication authentication technique
Reexamination Certificate
2005-05-03
2005-05-03
Whitmore, Stacy A. (Department: 2812)
Electrical computers and digital processing systems: support
Multiple computer communication using cryptography
Particular communication authentication technique
C716S030000
Reexamination Certificate
active
06889326
ABSTRACT:
A system and method for protecting circuit designs from unauthorized use involves techniques for watermarking by embedding a hidden, recognizable input/output signature or code into the circuit design. An internal sequential function, such as a finite state machine, within the circuit design is used to generate a predictable output sequence when a known input sequence is applied. The free input configurations in the internal sequential function of the circuit design are identified and modified to generate the desired output sequence when the known input sequence is applied. A path among the free input configurations is selected, with output values in the desired output sequence being assigned the various state transitions. If there are not enough free input configurations to meet specified watermarking robustness criteria, then additional free input configurations may be added by, for example, adding one or more inputs, outputs or states to the finite state machine. Various techniques for arriving at an optimal path so as to minimize overhead caused by the addition of the watermark are also disclosed.
REFERENCES:
patent: 5542034 (1996-07-01), Petler
patent: 5838583 (1998-11-01), Varadarajan et al.
patent: 6074428 (2000-06-01), Petler
patent: 6269467 (2001-07-01), Chang et al.
patent: 6463565 (2002-10-01), Kelly et al.
patent: 6609244 (2003-08-01), Kato et al.
patent: 6625780 (2003-09-01), Charbon et al.
patent: 6651222 (2003-11-01), Gupta et al.
patent: 6704431 (2004-03-01), Ogawa et al.
patent: 6724913 (2004-04-01), Chen et al.
patent: 6804779 (2004-10-01), Carroni et al.
patent: 20030202681 (2003-10-01), Evans et al.
Charbon, E., “Hierarchical Watermarking in IC Design,” Proc. IEEE Custom Integrated Circuits Conference, May 1998, pp. 295-298.
Charbon, E., et al., “Watermarking Layout Topologies,” IEEE Asia-South Pacific Design Automation Conference, May 1999, pp. 213-216.
Torunoglu, I., et al., “Watermarking-Based Copyright Protection of Sequential Functions.”
Swanson, et al., “Transparent Robust Image Watermarking”, in Proc, IEEE International Conference in Image Processing, vol. 3, pp. 211-214, Sep. 1996.
Boney, et al., “Digital Watermarks for Audio Signals”, in Proc. IEEE International Conference on Multimedia Computing and Systems, pp. 473-480, Jun. 1996.
Lach, et al., “FPGA Fingerprinting Techniques for Protecting Intellectual Property”. In Proc. IEEE Custom Integrated Circuit Conference, pp. 299-302, May 1998.
Kahng, et al., “Robust IP Watermarking Methodologies for Physical Design” in Proc. IEEE/ACM Design Automation Conference. pp. 782-787, Jun. 1998.
Villa, et al., “Synthesis of Finite State Machines: Logic Optimization,” Chapter 5—Symbolic Minimization; Kluwer Academic Publ., Boston, MA 1997.
De. Michell, “Synthesis and Optimization of Digital Circuits”, Chapter 9—Sequential Logic Optimization-McGraw-Hill, 1994.
Oliveria, “Robust techniques for watermarking sequential circuit designs”, Jun. 1999, IEEE, pp. 837-842.
Pena, “A new algorithm for the reduction of incompletely specified finite state machine”, Nov. 1998. IEEE, pp. 482-489.
Avedillo, “A new method for the state reduction of incompletely specified finite sequential machines”, Mar. 1990. IEEE, pp. 552-556.
Kirovski, “Intellectual property protection by watermarking combinational logic synthesis solutions”, Nov. 1998. IEEE, pp. 194-198.
Naik, “Efficient computation of unique I/O sequences in FSM's”, Aug. 1997. IEEE, pp. 585-599.
Oikonomou, “Abstractions of finite-state machines and optimality with respect to immediately-detectable next-state faults”, Jan. 1996. IEEE, pp. 151-160.
Lach, “Robust FPGA Intellectual property protection through multiple samll watermarks”, Jun. 1999. IEEE, pp. 831-836.
Kahng, “Watermarking techniques for intellectual property protection”, Jun. 1998, IEEE, pp. 776-781.
Lach, “Signature hiding techniques for FPGA intellectual property protection”, Nov. 1998. IEEE, pp. 186-189.
Sentovich, “Sequential circuit design using synthesis and optimization”, Oct. 1992. IEEE, pp. 328-333.
Pfleeger, “state reduction of completely specified FSM's”, 1973. IEEE, pp. 1099-1102.
Demir, Alper, et al., “Modeling and Simulation of the Interference due to Digital Switching in Mixed-Signal ICs,” 1999 IEEE/ACM International Conference on Computer-Aided Design, Nov. 7-11, 1999, pp. 70-74.
Charbon Edoardo
Torunoglu Ilhami H.
Bingham & McCutchen LLP
Cadence Design Systems Inc.
Whitmore Stacy A.
LandOfFree
Watermarking based protection of virtual component blocks does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Watermarking based protection of virtual component blocks, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Watermarking based protection of virtual component blocks will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3397534