Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
2007-04-09
2010-10-05
Tsai, Sheng-Jen (Department: 2186)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
C711S136000, C711SE12038
Reexamination Certificate
active
07809891
ABSTRACT:
A system and method for managing a data cache in a central processing unit (CPU) of a database system. A method executed by a system includes the processing steps of adding an ID of a page p into a page holder queue of the data cache, executing a memory barrier store-load operation on the CPU, and looking-up page p in the data cache based on the ID of the page p in the page holder queue. The method further includes the steps of, if page p is found, accessing the page p from the data cache, and adding the ID of the page p into a least-recently-used queue.
REFERENCES:
patent: 5590308 (1996-12-01), Shig
patent: 5765193 (1998-06-01), Rosich et al.
patent: 6606702 (2003-08-01), Guthrie et al.
patent: 7010655 (2006-03-01), Harmer et al.
patent: 2004/0199729 (2004-10-01), Ross
patent: 2004/0252711 (2004-12-01), Romano et al.
patent: 2005/0102475 (2005-05-01), Reohr et al.
patent: 2005/0154832 (2005-07-01), Steely et al.
patent: 2005/0154866 (2005-07-01), Steely et al.
patent: 2007/0162462 (2007-07-01), Zhang et al.
Fishburn John P
Mintz Levin Cohn Ferris Glovsky and Popeo P.C.
SAP (AG)
Tsai Sheng-Jen
LandOfFree
Wait-free parallel data cache does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Wait-free parallel data cache, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Wait-free parallel data cache will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4239463