Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor – Including adhesive bonding step
Reexamination Certificate
2005-06-14
2005-06-14
Smith, Matthew (Department: 2825)
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
Including adhesive bonding step
C438S125000, C257S700000
Reexamination Certificate
active
06905914
ABSTRACT:
A method of forming an electronic component package includes coupling a first surface of an electronic component to a first surface of a first dielectric strip, the electronic component comprising bond pads on the first surface; forming first via apertures through the first dielectric strip to expose the bond pads; and filling the first via apertures with an electrically conductive material to form first vias electrically coupled to the bond pads. The bond pads are directly connected to the corresponding first vias without the use of a solder and without the need to form a solder wetting layer on the bond pads.
REFERENCES:
patent: 5769989 (1998-06-01), Hoffmeyer et al.
patent: 5786238 (1998-07-01), Pai et al.
patent: 6258192 (2001-07-01), Natarajan
patent: 6521530 (2003-02-01), Peters et al.
patent: 6524885 (2003-02-01), Pierce
patent: 6593645 (2003-07-01), Shih et al.
patent: 6671398 (2003-12-01), Reinhorn et al.
patent: 2002/0061642 (2002-05-01), Haji et al.
patent: 2003/0134455 (2003-07-01), Cheng et al.
U.S. Appl. No. 10/138,225, filed May 1, 2002.
U.S. Appl. No. 10/223,747, filed Aug. 19, 2002.
U.S. Appl. No. 10/261,868, filed Oct. 1, 2002.
Huemoeller Ronald Patrick
Razu David
Rusli Sukianto
Amkor Technology Inc.
Gunnison McKay & Hodgson, L.L.P.
Malsawma Lex H.
McKay Philip J.
Smith Matthew
LandOfFree
Wafer level package and fabrication method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Wafer level package and fabrication method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Wafer level package and fabrication method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3479817