Voltage tolerant input buffer

Details Voltage tolerant input buffer Voltage tolerant input buffer

2007-04-10

2007-04-10

Barnie, Rexford (Department: 2819)

Electronic digital logic circuitry

Interface

Supply voltage level shifting

C326S082000, C326S083000, C326S084000

Reexamination Certificate

active

10940161

ABSTRACT:
A method and an apparatus are described for a voltage tolerant input buffer. An embodiment of an input buffer includes a differential circuit and a plurality of switches coupled with the differential circuit. The plurality of switches applies a voltage to the differential circuit in a first state and isolate the differential circuit from the voltage in a second state.

REFERENCES:
patent: 4638187 (1987-01-01), Boler et al.
patent: 4877978 (1989-10-01), Platt
patent: 4885485 (1989-12-01), Leake et al.
patent: 4978905 (1990-12-01), Hoff et al.
patent: 5166558 (1992-11-01), Ohsawa
patent: 5488320 (1996-01-01), Carvella et al.
patent: 5534806 (1996-07-01), Gowni et al.
patent: 5559447 (1996-09-01), Rees
patent: 5568081 (1996-10-01), Lui et al.
patent: 5570043 (1996-10-01), Churchill
patent: 5600261 (1997-02-01), White et al.
patent: 5721508 (1998-02-01), Rees
patent: 5828262 (1998-10-01), Rees
patent: 5872464 (1999-02-01), Gradinariu
patent: 5898315 (1999-04-01), Knaack
patent: 5914844 (1999-06-01), Lutley et al.
patent: 5917335 (1999-06-01), Rees
patent: 6008695 (1999-12-01), Sichert et al.
patent: 6023175 (2000-02-01), Nunomiya et al.
patent: 6023176 (2000-02-01), Chester
patent: 6114881 (2000-09-01), Eum
patent: 6191636 (2001-02-01), Cress et al.
patent: 6222387 (2001-04-01), Meng et al.
patent: 6225819 (2001-05-01), Rees et al.
patent: 6236225 (2001-05-01), Bertotti et al.
patent: 6236255 (2001-05-01), Oguri
patent: 6237107 (2001-05-01), Williams et al.
patent: 6282146 (2001-08-01), Guo et al.
patent: 6288581 (2001-09-01), Wong
patent: 6323701 (2001-11-01), Gradinariu et al.
patent: 6329840 (2001-12-01), Moyal
patent: 6333663 (2001-12-01), Lee
patent: 6380762 (2002-04-01), Pancholy et al.
patent: 6411150 (2002-06-01), Williams
patent: 6417696 (2002-07-01), Maheshwari
patent: 6417708 (2002-07-01), Fiedler
patent: 6441651 (2002-08-01), Lien
patent: 6469548 (2002-10-01), Huang et al.
patent: 6483386 (2002-11-01), Cress et al.
patent: 6525572 (2003-02-01), Barnes
patent: 6525672 (2003-02-01), Chainer et al.
patent: 6529036 (2003-03-01), Rai
patent: 6538485 (2003-03-01), Churchill
patent: 6556048 (2003-04-01), Dunne
patent: 6580291 (2003-06-01), Lutley
patent: 6583646 (2003-06-01), Patel et al.
patent: 6586990 (2003-07-01), Udo et al.
patent: 6693469 (2004-02-01), Prodanov
patent: 6727735 (2004-04-01), Park
patent: 6784700 (2004-08-01), Hunt et al.
patent: 6784717 (2004-08-01), Hunt et al.
patent: 6850108 (2005-02-01), Shin
patent: 6924687 (2005-08-01), Reed et al.
patent: 6937080 (2005-08-01), Hairapetian
patent: 6975169 (2005-12-01), Fifield et al.
EIA/JEDEC Standard—Aug. 1995—Electronic Industries Association High speed transceiver logic (hstl) a 1.5 v output buffer supply voltage based interface standard for digital integrated circuits.

Affiliated with

Also associated with

Rating

Voltage tolerant input buffer does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Voltage tolerant input buffer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Voltage tolerant input buffer will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3793819