Electronic digital logic circuitry – Interface – Supply voltage level shifting
Patent
1994-05-03
1995-08-08
Westin, Edward P.
Electronic digital logic circuitry
Interface
Supply voltage level shifting
326 83, H03K 190185
Patent
active
054402492
ABSTRACT:
A voltage level translator circuit converts an input signal referenced between first and second operating potentials to an output signal referenced between second and third operating potentials. The input signal is level shifted through cascoded transistors and latched by series inverters to drive upper cascoded transistors in the output stage. The input signal is delayed before driving lower cascoded transistors in the output stage. The output stage transistors are cascoded in a similar manner as the level shifting section. The logic state of the input signal determines whether the upper cascoded transistors or the lower cascoded transistors in the output stage are activated to set the logic state of the output signal of the voltage level translator circuit. Additional cascoded transistors may be stacked to extend the range of voltage translation. The voltage level translator circuit is applicable to sub-micron technology.
REFERENCES:
patent: 4689504 (1987-08-01), Raghunathan
patent: 4996443 (1991-02-01), Tateno
patent: 5204557 (1993-04-01), Nguyen
patent: 5300832 (1994-04-01), Rogers
Schucker Douglas W.
Seelbach Walter C.
Atkins Robert D.
Driscoll Benjamin D.
Mischen Edward J.
Motorola Inc.
Westin Edward P.
LandOfFree
Voltage level translator circuit with cascoded output transistor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Voltage level translator circuit with cascoded output transistor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Voltage level translator circuit with cascoded output transistor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-974113