Voltage excursion detection apparatus

Details Voltage excursion detection apparatus Voltage excursion detection apparatus

1998-09-17

2000-08-08

Tokar, Michael

Electronic digital logic circuitry

Interface

Logic level shifting

326 68, 326126, 326127, 326 89, 326 90, 326 18, 327 58, 327 62, 327318, 327321, H03K 1903, H03K 190175, H03K 508

Patent

active

061007161

ABSTRACT:
It is common that the presence of a defect causes abnormal gate output voltage excursions in data buffers, AND gates, OR gates and multiplexers in current-mode logic circuits. A voltage excursion is detected by a voltage excursion detection apparatus which includes a built-in detector. The detector, which is little overhead, is used to monitor output swings of all gates (differential circuits) and flags all abnormal voltage excursions. These detection results cover classes of faults that cannot be tested by stuck-at testing methods only. The voltage detection apparatus works well below "at-speed" frequencies.

REFERENCES:
patent: 4604531 (1986-08-01), Gersbach et al.
patent: 4902916 (1990-02-01), Cecchi et al.
patent: 5072136 (1991-12-01), Naghshineh
patent: 5177379 (1993-01-01), Matsumoto
patent: 5334886 (1994-08-01), Chuang
patent: 5479005 (1995-12-01), Okawa
patent: 5514984 (1996-05-01), Nakamura
patent: 5751169 (1998-05-01), Keating
patent: 5877642 (1999-03-01), Takahashi
"Design Considerations for Very-High-Speed Si-Bipolar IC's Operating Up to 50 Gb/s", H.-M. Rein et al., IEEE Journal of Solid-State Circuits, vol. 31, No. 8, pp. 1076-1089, Aug. 1996.
"High Performance Digital VLSI Circuit Design", R.X. Gu et al., Kluwer Academic Publishers, 312 pages, chapters 6 and 8, Boston, 1996.
"Fault Characterization and Testability Analysis of Emitter Coupled Logic and Comparison wth CMOS & BiCMOS Circuits", M.O. Esonu et al., VLSI Design, vol. 1, No. 4, pp. 261-276, 1994.
"Fault Modeling of ECL for High Fault Coverage of Physical Defects", S.M. Menon et al., VLSI Design, vol. 4, No. 3, pp. 231-242, 1996.
"Emitter Coupled Logic and Cascode Current Switch Testability and Design for Test", F. Anderson, IEEE Southern Technical Conference, pp. 119-127, Oct. 1988.
"ECL Fault Modelling", C. Morandi et al., IEE Proceedings, vol. 135, Pt. E, No. 6, pp. 312-317, Nov. 1988.
"Modelling and Analysis of Bridging Faults in Emitter-Coupled Logic (ECL) Circuits", S.M. Menon et al., IEE Proceedings-E, vol. 140, No. 4, pp. 220-226, Jul. 1993.
"A Soft-Error-Immune 0.9-ns 1.15-Mb ECL-CMOS SRAM with 30-ps 120k Logic Gates and On-Chip Test Circuitry", K. Higeta et al., IEEE 1995 Bipolar Circuits and Technology Meeting, pp. 47-50, 1995.
"Built-In Self-Test for High Speed Integrated Circuits", U. Jorczyk et al., SPIE, vol. 2874, pp. 162-172, 1996.
"Producing Reliable Initialization of Test Sequential Circuits with Pseudorandom Vectors", M. Soufi et al., IEEE Transactions on Computers, vol. 44, No. 10, pp. 1251-1255, Oct. 1995.

Affiliated with

Also associated with

Rating

Voltage excursion detection apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Voltage excursion detection apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Voltage excursion detection apparatus will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1153601