Static information storage and retrieval – Read/write circuit – Including level shift or pull-up circuit
Reexamination Certificate
2006-04-04
2006-04-04
Tran, M. (Department: 2827)
Static information storage and retrieval
Read/write circuit
Including level shift or pull-up circuit
C365S196000
Reexamination Certificate
active
07023745
ABSTRACT:
According to one embodiment a computer system is disclosed. The computer system includes a central processing unit (CPU) and a memory device, coupled to the CPU. The memory device includes a charge pump circuit to amplify a first voltage, and a voltage detection circuit coupled to the charge pump circuit to disable the charge pump circuit if a second voltage is detected.
REFERENCES:
patent: 6166960 (2000-12-01), Marneweck et al.
patent: 6184724 (2001-02-01), Lin
patent: 6515901 (2003-02-01), Underwood
patent: 6524887 (2003-02-01), Li et al.
patent: 6538517 (2003-03-01), Lu
patent: 6597605 (2003-07-01), Kreifels et al.
patent: 6832173 (2004-12-01), Starr et al.
patent: 6891411 (2005-05-01), Lever
Butler Edward
Munguia Peter R.
Blakely , Sokoloff, Taylor & Zafman LLP
Tran M.
LandOfFree
Voltage detect mechanism does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Voltage detect mechanism, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Voltage detect mechanism will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3559394