Voltage contrast test structure

Details Voltage contrast test structure Voltage contrast test structure

2007-05-15

2007-05-15

Whitehead, Jr., Carl (Department: 2813)

Semiconductor device manufacturing: process

Including control responsive to sensed condition

Electrical characteristic sensed

C438S014000, C438S117000, C257S048000, C324S252000, C324S719000, C324S765010

Reexamination Certificate

active

10327537

ABSTRACT:
A method for electrically testing a semiconductor wafer during integrated-circuit fabrication process, the method including: (i) providing a scanning charged-particle microscope (SCPM), having a defined scanning plane and operative, while in any one mechanical state, to scan a surface in the scanning plane within a two-dimensional scanning window, which has a given maximum size; (ii) providing in association with any layer of the wafer, it being a test layer, one or more test structures, each test structure including normally conductive areas within a normally non-conductive background in one or more layers, which include said test layer, the conductive areas formed as one or more patterns; the patterns in said test layer include one or more clusters of mutually isolated pads; each pad is conductively connected with a corresponding distinct point on the patterns and all the pads in any one cluster are sized and arranged so that at least a significant portion of each pad falls within a common window whose size does not exceed said maximum size of said scanning window; (iii) with said test layer forming the top surface of the wafer, placing the wafer on the SCPM and adjusting the mechanical state of the SCPM so that at least a significant portion of each pad in any one of said clusters is within said scanning window; (iv) causing the SCPM, while in said mechanical state, to scan all of the pads of said one cluster and thereby to provide information about the electrical state of the respective test structure.

REFERENCES:
patent: 4292519 (1981-09-01), Feuerbaum
patent: 5929643 (1999-07-01), Sakai et al.
patent: 5940678 (1999-08-01), Doong et al.
patent: 5959459 (1999-09-01), Satya et al.
patent: 6091249 (2000-07-01), Talbot et al.
patent: 6204075 (2001-03-01), Kikuchi
patent: 6297644 (2001-10-01), Jarvis et al.
patent: 6329826 (2001-12-01), Shinada et al.
patent: 6448099 (2002-09-01), Iacoponi et al.
patent: 6452412 (2002-09-01), Jarvis et al.
patent: 6504393 (2003-01-01), Lo et al.
patent: 6516450 (2003-02-01), Hill et al.
patent: 6809534 (2004-10-01), Yamada
patent: 6853204 (2005-02-01), Nishiyama et al.
patent: 7015418 (2006-03-01), Cahill et al.
patent: 2002/0085761 (2002-07-01), Cao et al.
patent: 2002/0093350 (2002-07-01), Yamada
patent: 2002/0113598 (2002-08-01), Tsuji et al.
patent: 2002/0125905 (2002-09-01), Borden et al.
patent: 2002/0187582 (2002-12-01), Satya et al.
patent: 2004/0084671 (2004-05-01), Song et al.
patent: 358154244 (1983-09-01), None
patent: 4-18399 (1992-01-01), None
patent: WO 01/80304 (2001-10-01), None
PCT International Search Report for Application No. PCT/US 03/40919, dated Oct. 5, 2004, 6 pages.

Affiliated with

Also associated with

Rating

Voltage contrast test structure does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Voltage contrast test structure, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Voltage contrast test structure will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3812380