VLSI architecture and implementation for single cycle...

Details VLSI architecture and implementation for single cycle... VLSI architecture and implementation for single cycle...

2007-10-09

2007-10-09

Vital, Pierre (Department: 2169)

Data processing: database and file management or data structures

Database design

Data structure types

Reexamination Certificate

active

10983255

ABSTRACT:
A data processing apparatus simultaneously sorts n input data words into a sorted list of m list entries. The apparatus includes a pre-sorting network sorting the n input data words and a sorting network storing up to m list entries and storing respective input data words into the m list entries. The pre-sorting network includes a set of comparators for each unique pair of input data words, and a set of n multiplexers outputting a selected one of the n input data words, and a decoder circuit controlling the multiplexers responsive to the comparisons. The sorting network includes m basic units storing current list entries ordered from greatest to least. Each cycle the basic units selecting for storage the current list entry, a current list entry of a basic units storing greater list entries or one of the input data words.

REFERENCES:
patent: 5717915 (1998-02-01), Stolfo et al.
patent: 5819082 (1998-10-01), Marion
patent: 5926815 (1999-07-01), James, III
patent: 6434560 (2002-08-01), Case

Affiliated with

Also associated with

Rating

VLSI architecture and implementation for single cycle... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with VLSI architecture and implementation for single cycle..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and VLSI architecture and implementation for single cycle... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3880472